Datasheet
LT3689/LT3689-5
25
3689fe
For more information www.linear.com/LT3689
capacitor leakage (the nominal charging current is 2µA)
and capacitor tolerance. A low leakage ceramic capacitor
is recommended.
Selecting the Watchdog Timing Capacitor
The watchdog timeout period is adjustable and can be
optimized for software execution. The watchdog upper
boundary timeout period, t
WDU
is adjusted by connect-
ing a capacitor, C
WDT
, between the C
WDT
pin and ground.
Given a specified watchdog timeout period, the capacitor
is determined by:
C
WDT
= t
WDU
• 55
pF
m s
This equation is accurate for upper boundary periods of
20ms, or greater. The watchdog lower boundary period
(t
WDL
) has a fixed relationship to t
WDU
for a given capaci-
tor. The t
WDL
period is related to t
WDU
by the following:
t
WDL
=
1
31
• t
WDU
In addition, the following equation can be used to calculate
the watchdog lower boundary period for a given C
WDT
capacitor value.
C
WDT
= t
WDL
•
1.7nF
ms
These lower boundary period equations are accurate for a
t
WDL
of 3ms, or greater. To program faster t
WDU
and t
WDL
periods, see the Watchdog Upper and Lower Boundary
Periods vs Capacitance graphs in the Typical Performance
Characteristics section.
Leaving the C
WDT
pin unconnected will generate a minimum
watchdog timeout of approximately 200µs. Maximum
timeout is limited by the largest available low leakage
capacitor. The accuracy of the timeout period will be af-
fected by capacitor leakage (the nominal charging current
is 2µA) and capacitor tolerance. A low leakage ceramic
capacitor is recommended.
Time Charts for the Power-On-Reset and
Watch Dog Timers
The watchdog timer monitors proper operation of the
microprocessor. During the start-up sequence of the mi-
croprocessor, there are fixed requirements for the watch
dog input (WDI) in order to keep the WDO pin from flag-
ging a fault.
Requirements for the watch dog input in window mode
(W/T = Low) are best understood by looking at Figure 13.
In window mode, the WDI pin detects falling edges. These
edges are ignored until the power-on-reset timer expires,
and the CWDT pin has risen above 0.2V for the first time,
as shown in Figure 13a. After that time, there must be a
falling edge on the WDI pin before the watchdog timer
expires, which will happen within t
WDU
(a minimum of
17ms while using 1000pF for CWDT). After this first valid
falling edge, subsequent edges must follow the timing
sequence outlined in Figure 13b. Each subsequent edge
must occur after t
WDL
(a maximum of 785µs while using
1000pF for CWDT) and before t
WDU
.
If there is a timing fault, the WDO pin will flag low, and will
initiate a restart sequence using the power-on-reset timer,
as shown in Figure 13c. The RST pin will remain high,
however. WDI edges are ignored until the power-on-reset
timer expires, and the CWDT pin has risen above 0.2V. After
that time, there must be a falling edge on the WDI pin be-
fore the watchdog timer expires, which will happen within
t
WDU
. After this first valid falling edge, subsequent edges
must follow the timing sequence outlined in Figure 13b.
Requirements for the watch dog input in timer mode (W/T
= High) are best understood by looking at Figure 14. In
timer mode, the WDI pin detects rising and falling edges.
These edges are ignored until the power-on-reset timer
expires, and the CWDT pin has risen above 0.2V for the
first time, as shown in Figure 14a. After that time, there
must be an edge on the WDI pin before the watchdog
timer expires, which will happen within t
WDU
(a minimum
of 17ms while using 1000pF for CWDT). After this first
edge, subsequent edges must follow the timing sequence
outlined in Figure 14b. Each subsequent edge must occur
before t
WDU
.
APPLICATIONS INFORMATION