Datasheet

ManualsBrandsLINEAR TECHNOLOGY ManualsPMICsPMIC - DC/DC voltage regulator Holder TSSOP 16 EP

LT3434

3434fb

APPLICATIO S

FEATURES

TYPICAL APPLICATIO

DESCRIPTIO

■

High Voltage Power Conversion

■

14V and 42V Automotive Systems

■

Industrial Power Systems

■

Distributed Power Systems

■

Battery-Powered Systems

■

Wide Input Range: 3.3V to 60V

■

3A Peak Switch Current

■

Burst Mode

Operation: 100µA Quiescent Current**

■

Low Shutdown Current: I

< 1µA

■

Power Good Flag with Programmable Threshold

■

Load Dump Protection to 60V

■

200kHz Switching Frequency

■

Saturating Switch Design: 0.1Ω

■

Peak Switch Current Maintained Over

Full Duty Cycle Range*

■

1.25V Feedback Reference Voltage

■

Easily Synchronizable

■

Soft-Start Capability

■

Small 16-Pin Thermally Enhanced TSSOP Package

High Voltage 3A, 200kHz

Step-Down Switching Regulator

with 100µA Quiescent Current

The LT

3434 is a 200kHz monolithic buck switching

regulator that accepts input voltages up to 60V. A high

efficiency 3A, 0.1Ω switch is included on the die along with

all the necessary oscillator, control and logic circuitry.

Current mode topology is used for fast transient response

and good loop stability.

Innovative design techniques integrated in a new high

voltage process achieve high efficiency over a wide input

range. Efficiency is maintained over a wide output current

range by employing Burst Mode operation at low currents,

utilizing the output to bias the internal circuitry, and by

using a supply boost capacitor to fully saturate the power

switch. Patented circuitry maintains peak switch current

over the full duty cycle range.* Shutdown reduces input

supply current to less than 1µA. External synchronization

can be implemented by driving the SYNC pin with logic-level

inputs. A single capacitor from the C

pin to the output

provides a controlled output voltage ramp (soft-start). The

device also has a power good flag with a programmable

threshold and time-out, and thermal shutdown protection.

The LT3434 is available in a 16-pin TSSOP package with

Exposed Pad leadframe for low thermal resistance.

14V to 3.3V Step-Down Converter with

100µA No Load Quiescent Current

Efficiency and Power Loss

vs Load Current

LOAD CURRENT (A)

0.0001

EFFICIENCY (%)

0.001

0.01

0.1 1

3434 TA02b

100

0.001

POWER LOSS (W)

0.01

0.1

TYPICAL POWER

LOSS

EFFICIENCY

= 12V

OUT

= 5V

OUT

= 3.3V

Supply Current vs

Input Voltage

INPUT VOLTAGE (V)

SUPPLY CURRENT (µA)

100

30 40

3434 TA02a

150

125

OUT

= 3.3V

SHDN

BIAS

PGFB

LT3434

4.7µF

100V

CER

470pF

0.68µF

0.1µF

33µH

4148

1µF

SYNC

GND

100µF

6.3V

TANT

OUT

3.3V

30MQ100

4700pF

10k

165k

100k

3434 TA01

27pF

BOOST

, LTC and LT are registered trademarks of Linear Technology Corporation. All other

trademarks are the property of their respective owners. Burst Mode is a registered

trademark of Linear Technology Corporation. *Protected by U.S. Patents including

6498466. **See Burst Mode Operation section for conditions.

Summary of content (24 pages)

PAGE 1
LT3434 High Voltage 3A, 200kHz Step-Down Switching Regulator with 100µA Quiescent Current U FEATURES DESCRIPTIO ■ The LT®3434 is a 200kHz monolithic buck switching regulator that accepts input voltages up to 60V. A high efficiency 3A, 0.1Ω switch is included on the die along with all the necessary oscillator, control and logic circuitry. Current mode topology is used for fast transient response and good loop stability. ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ Wide Input Range: 3.
PAGE 2
LT3434 U W W W ABSOLUTE AXI U RATI GS U W U PACKAGE/ORDER I FOR ATIO (Note 1) VIN, SHDN, BIAS, PGOOD, SW ............................... 60V BOOST Pin Above SW ............................................ 35V BOOST Pin Voltage ................................................. 68V SYNC, CSS, PGFB, FB ................................................ 6V Operating JunctionTemperature Range LT3434EFE (Note 2) ........................ – 40°C to 125°C LT3434IFE (Note 2) .........................
PAGE 3
LT3434 ELECTRICAL CHARACTERISTICS The ● denotes the specifications which apply over the full operating temperature range, otherwise specifications are at TJ = 25°C. VIN = 12V, SHDN = 12V, BIAS = 5V, FB/PGFB = 1.25V, CSS/SYNC = 0V unless otherwise noted. SYMBOL IPK PARAMETER CONDITIONS MIN TYP MAX UNITS VC High Clamp FB = 1.15V 2.1 2.2 2.4 V 3 4.7 6.5 A 0.1 0.
PAGE 4
LT3434 U W TYPICAL PERFOR A CE CHARACTERISTICS Oscillator Frequency 1.29 240 1.28 230 1.27 220 1.26 1.25 1.24 1.23 190 160 100 50 25 0 75 TEMPERATURE (°C) 100 1.00 –50 –25 125 Shutdown Supply Current 200 180 20 4.5 3.0 2.5 140 CURRENT (µA) CURRENT (µA) CURRENT (µA) 4.0 3.5 VBIAS = 0V 160 VIN = 60V 15 10 2.0 120 100 80 VBIAS = 5V 60 1.5 5 40 VIN = 42V 1.0 0 10 30 40 20 SHDN VOLTAGE (V) 50 0 –50 –25 60 VIN = 12V 50 25 0 75 TEMPERATURE (°C) 100 0 –50 –25 125 1.
PAGE 5
LT3434 U W TYPICAL PERFOR A CE CHARACTERISTICS Soft-Start Threshold vs FB Voltage Switch Peak Current Limit 6.0 50 40 4.5 4.0 FREQUENCY (kHz) 5.0 SOFT-START DEFEATED 30 25 20 15 10 3.5 TJ = 25°C 200 35 CURRENT (µA) PEAK SWITCH CURRENT (A) 250 TJ = 25°C 45 5.5 Oscillator Frequency vs FB Voltage 150 100 50 5 3.0 –50 –25 –0 25 50 75 TEMPERATURE (°C) 100 0 125 0 0 0.2 0.6 0.8 0.4 FB VOLTAGE (V) 1.0 3434 G10 Switch On Voltage (VCESAT) 0.6 0.8 0.4 FB VOLTAGE (V) 1.0 1.
PAGE 6
LT3434 U W TYPICAL PERFOR A CE CHARACTERISTICS 3.3V Dropout Operation 4.0 VOUT = 3.3V BOOST DIODE = DIODES INC B1100 3.5 Burst Mode Operation VOUT = 5V BOOST DIODE = DIODES INC B1100 5 3.0 OUTPUT VOLTAGE (V) OUTPUT VOLTAGE (V) 5V Dropout Operation 6 2.5 LOAD CURRENT 0.25A 2.0 LOAD CURRENT 2.5A 1.5 1.0 VOUT 50mV/DIV 4 LOAD CURRENT 0.25A 3 LOAD CURRENT 2.5A IOUT 500mA/DIV 2 1 0.5 0 VIN = 12V VOUT = 3.3V IQ = 100µA 0 0 0.5 1 1.5 2 2.5 3 3.5 INPUT VOLTAGE (V) 4 4.
PAGE 7
LT3434 U U U PI FU CTIO S from the CT pin into the external capacitor. When the voltage on the external capacitor reaches an internal clamp (VCT), the PG pin becomes a high impedance node. The resultant PG delay time is given by t = CCT • VCT/ICT. If the voltage on the PGFB pin drops below VPGFB, CCT will be discharged rapidly to 0V and PG will be active low with a 200µA sink capability.
PAGE 8
LT3434 W BLOCK DIAGRA 3 4 VIN VIN INTERNAL REF UNDERVOLTAGE LOCKOUT 10 14 15 BIAS THERMAL SHUTDOWN 2.4V SLOPE COMP Σ 200kHz OSCILLATOR + CURRENT COMP – SYNC SHDN BOOST ANTISLOPE COMP + R SHDN COMP S – SWITCH Q LATCH 6 DRIVER CIRCUITRY SW 1.3V 2 SW 9 12 CSS FB SOFT-START BURST MODE DETECT FOLDBACK DETECT VC CLAMP 5 – ERROR AMP 1.25V 11 13 + VC PG PGFB 16 + PG COMP 1.12V 1.2V CT CLAMP – GND 17 7 PGND 8 CT 3434 BD Figure 1.
PAGE 9
LT3434 W BLOCK DIAGRA power from the VIN pin, but if the BIAS pin is connected to an external voltage higher than 3V bias power will be drawn from the external source (typically the regulated output voltage). This improves efficiency. High switch efficiency is attained by using the BOOST pin to provide a voltage to the switch driver which is higher than the input voltage, allowing switch to be saturated. This boosted voltage is generated with an external capacitor and diode.
PAGE 10
LT3434 U W U U APPLICATIO S I FOR ATIO and Soft-Start Current graphs in Typical Performance Characteristics). Frequency foldback is done to control power dissipation in both the IC and in the external diode and inductor during short-circuit conditions. A shorted output requires the switching regulator to operate at very low duty cycles. As a result the average current through the diode and inductor is equal to the short-circuit current limit of the switch (typically 4.7A for the LT3434).
PAGE 11
LT3434 U W U U APPLICATIO S I FOR ATIO taken to ensure the ripple and surge ratings are not exceeded. The AVX TPS and Kemet T495 series are surge rated AVX recommends derating capacitor operating voltage by 2:1 for high surge applications. OUTPUT CAPACITOR Output capacitor ripple current (RMS) The output capacitor is normally chosen by its effective series resistance (ESR) because this is what determines output ripple voltage.
PAGE 12
LT3434 U W U U APPLICATIO S I FOR ATIO current mode converters, the LT3434 maximum switch current limit does not fall off at high duty cycles. Most current mode converters suffer a drop off of peak switch current for duty cycles above 50%. This is due to the effects of slope compensation required to prevent subharmonic oscillations in current mode converters. (For detailed analysis, see Application Note 19.
PAGE 13
LT3434 U W U U APPLICATIO S I FOR ATIO To calculate actual peak switch current in continuous mode with a given set of conditions, use: ISW (PK) = IOUT + ( VOUT VIN – VOUT ( )( )( ) ) 2 L f VIN If a small inductor is chosen which results in discontinous mode operation over the entire load range, the maximum load current is equal to: IPK 2( f)(L)( VIN ) 2( VOUT )( VIN – VOUT ) 2 IOUT(MAX) = CHOOSING THE INDUCTOR For most applications the output inductor will fall in the range of 15µH to 100µH.
PAGE 14
LT3434 U W U U APPLICATIO S I FOR ATIO VOUT ( VIN – VOUT ) IPEAK = IOUT + 2( f)(L)( VIN ) VIN = maximum input voltage f = switching frequency, 200kHz 3. Decide if the design can tolerate an “open” core geometry like a rod or barrel, which have high magnetic field radiation, or whether it needs a closed core like a toroid to prevent EMI problems.
PAGE 15
LT3434 U W U U APPLICATIO S I FOR ATIO limits the switch current via the VC pin to maintain a constant voltage ramp rate (dV/dt) at the output capacitor. A capacitor (C1 in Figure 2) from the CSS pin to the regulated output voltage determines the output voltage ramp rate. When the current through the CSS capacitor exceeds the CSS threshold (ICSS), the voltage ramp of the output capacitor is limited by reducing the VC pin voltage.
PAGE 16
LT3434 U W U U APPLICATIO S I FOR ATIO If a no load condition can be anticipated, the supply current can be further reduced by cycling the SHDN pin at a rate higher than the natural no load burst frequency. Figure 6 shows Burst Mode operation with the SHDN pin. VOUT burst ripple is maintained while the average supply current drops to 15µA. The PG pin will be active low during the “on” portion of the SHDN waveform due to the CT capacitor discharge when SHDN is taken low.
PAGE 17
LT3434 U W U U APPLICATIO S I FOR ATIO output voltage is less than 3.3V it is recommended that an alternate boost supply is used. The boost diode can be connected to the input (Figure 7b) but care must be taken to prevent the boost voltage (VBOOST = VIN • 2) from exceeding the BOOST pin absolute maximum rating. The additional voltage across the switch driver also increases power loss and reduces efficiency.
PAGE 18
LT3434 U W U U APPLICATIO S I FOR ATIO Example: R1 = 12 – 2 = 1.3MΩ 1.5(5µA ) 5(1.3MΩ) = 6.5MΩ (Nearest 1% 6.49MΩ) 1 1.3 R2 = 7 – 1.3 1.3 – 1µA – 1.3MΩ 6.49MΩ = 408k (Nearest 1% 412k) R3 = See the Typical Performance Characteristics section for graphs of SHDN and VIN currents verses input voltage. Frequency Compensation section for a discussion of an entirely different cause of subharmonic switching before assuming that the cause is insufficient slope compensation.
PAGE 19
LT3434 U W U U APPLICATIO S I FOR ATIO threshold during normal operation, the CT pin will be discharged and PG inactive, resulting in a non Power Good cycle when SHDN is taken above its threshold. Figure 9 shows the power good operation with PGFB connected to FB and the capacitance on CT = 0.1µF. The PGFB pin has a limited amount of driver capability and is susceptible to noise during start-up and Burst Mode operation.
PAGE 20
LT3434 U W U U APPLICATIO S I FOR ATIO LT3434 4 VIN + VIN C2 L1 SW 2 HIGH FREQUENCY CIRCULATION PATH VOUT D1 C1 LOAD 3434 F11 Figure 11.
PAGE 21
LT3434 U W U U APPLICATIO S I FOR ATIO Example: with VIN = 40V, VOUT = 5V and IOUT = 2A: PSW 2 0.15)( 2) ( 5) ( = + 40 (77e – 9)(1/2)(2)( 40)(200e3) 0.08 + 0.62 = 0.7 PBOOST = (5)2 (2/40) = 0.03 40 PQ = 40 ( 0.0026 ) + 5 ( 0.001) = 0.109 Total power dissipation is: PTOT = 0.7 + 0.03 + 0.109 = 0.84 Thermal resistance for the LT3434 package is influenced by the presence of internal or backside planes. With a full plane under the FE16 package, thermal resistance will be about 45°C/W.
PAGE 22
LT3434 U W U U APPLICATIO S I FOR ATIO catch diode and connecting the VC compensation to a ground track carrying significant switch current. In addition the theoretical analysis considers only first order nonideal component behavior. For these reasons, it is important that a final stability check is made with production layout and components. CURRENT MODE POWER STAGE Ω gm = 6 11 VC Figure 13 shows the overall loop response with a 470pF VC capacitor and a typical 100µF tantalum output capacitor.
PAGE 23
LT3434 U PACKAGE DESCRIPTIO FE Package 16-Lead Plastic TSSOP (4.4mm) (Reference LTC DWG # 05-08-1663) Exposed Pad Variation BC 4.90 – 5.10* (.193 – .201) 3.58 (.141) 3.58 (.141) 16 1514 13 12 1110 6.60 ±0.10 9 2.94 (.116) 4.50 ±0.10 6.40 2.94 (.252) (.116) BSC SEE NOTE 4 0.45 ±0.05 1.05 ±0.10 0.65 BSC 1 2 3 4 5 6 7 8 RECOMMENDED SOLDER PAD LAYOUT 4.30 – 4.50* (.169 – .177) 0.09 – 0.20 (.0035 – .0079) 0.50 – 0.75 (.020 – .030) NOTE: 1. CONTROLLING DIMENSION: MILLIMETERS MILLIMETERS 2.
PAGE 24
LT3434 RELATED PARTS PART NUMBER DESCRIPTION COMMENTS LT1074/LT1074HV 4.4A (IOUT), 100kHz, High Efficiency Step-Down DC/DC Converters VIN: 7.3V to 45V/64V, VOUT(MIN): 2.21V, IQ: 8.5mA, ISD: 10µA, DD5/7, TO220-5/7 LT1076/LT1076HV 1.6A (IOUT), 100kHz, High Efficiency Step-Down DC/DC Converters VIN: 7.3V to 45V/64V, VOUT(MIN): 2.21V, IQ: 8.5mA, ISD: 10µA, DD5/7, TO220-5/7 LT1676 60V, 440mA (IOUT), 100kHz, High Efficiency Step-Down DC/DC Converter VIN: 7.4V to 60V, VOUT(MIN): 1.24V, IQ: 3.