Datasheet

LTC2604/LTC2614/LTC2624
10
2604fd
TIMING DIAGRAM
outputs from the DAC during this time. The LTC2604/
LTC2614/LTC2624 contain circuitry to reduce the power-
on glitch; furthermore, the glitch amplitude can be made
arbitrarily small by reducing the ramp rate of the power
supply. For example, if the power supply is ramped to 5V
in 1ms, the analog outputs rise less than 10mV above
ground (typ) during power-on. See Power-On Reset Glitch
in the Typical Performance Characteristics section.
Power-On Reset
The LTC2604/LTC2614/LTC2624 clear the outputs to
zero scale when power is fi rst applied, making system
initialization consistent and repeatable. The LTC2604-1/
LTC2614-1/LTC2624-1 set the voltage outputs to midscale
when power is fi rst applied.
For some applications, downstream circuits are active
during DAC power-up, and may be sensitive to nonzero
SDI
SDO
C
S/LD
SCK
2604 F01
t
2
t
8
t
10
t
5
t
7
t
6
t
1
t
3
t
4
123
23 24
OPERATION
Figure 1
2
15
1
GND
REF LO
REF A
V
OUTA
V
OUTB
REF B
CS/LD
SCK
V
CC
REF D
V
OUT D
V
OUT C
REF C
SDO
SDI
2604 BD
16
3
4
14
DAC A
DAC D
5
7
6
8
10
12
9
13
DAC B
DAC C
DECODE
CONTROL
LOGIC
32-BIT SHIFT REGISTER
CLR
11
INPUT
REGISTER
DAC
REGISTER
INPUT
REGISTER
INPUT
REGISTER
INPUT
REGISTER
DAC
REGISTER
DAC
REGISTER
DAC
REGISTER
BLOCK DIAGRAM