Datasheet

LTC4310-1/LTC4310-2
4
431012fa
SYMBOL PARAMETER CONDITIONS MIN TYP MAX UNITS
t
MAX(TX)
Maximum Time Between TXP, TXN
Transmit Events
l
0.85 1.15 1.45 ms
t
MAX(RX)
Maximum Time Between RXP, RXN
Receive Events
l
3.4 4.6 5.8 ms
Transmit Outputs
V
TX(OL)
TXP, TXN Single-Ended Output Low I
SINK
= 100µA, V
CC
= 3V
l
1.5 5 mV
V
TX(OH)
TXP, TXN Single-Ended Output High 15kΩ to GND on TXP, TXN; V
CC
= 3V, 5.5V
l
0.95 1.25 1.52 V
t
R(TX)
TXP, TXN Output Rise Time C
TXP
, C
TXN
= 20pF
l
1 3 ns
t
F(TX)
TXP, TXN Output Fall Time C
TXP
, C
TXN
= 20pF
l
1 3 ns
t
PWMIN(TX)
TXP, TXN Minimum Transmission
Pulse Width
V
CC
= 3V, 5.5V
l
31.5 35 39 ns
Receive Inputs
V
RX(TH)
RXP, RXN Differential High Level
Threshold
RXP, RXN Pins; V
CC
= 3V, 5.5V
l
0.3 0.5 0.875 V
t
PWMIN(RX)
RXP, RXN Minimum Received Pulse
Width
V
CC
= 3V, 5.5V
l
30 ns
R
RX(IN)
RXP, RXN Differential Input Resistance
l
13 16.5 20 kΩ
elecTrical characTerisTics
The l denotes the specifications which apply over the full operating
temperature range, otherwise specifications are at T
A
= 25°C. V
CC
= 3.3V, unless otherwise noted.
Note 1: Stresses beyond those listed under Absolute Maximum Ratings
may cause permanent damage to the device. Exposure to any Absolute
Maximum Rating condition for extended periods may affect device
reliability and lifetime.
Note 2. Guaranteed by design, not tested in production.
Note 3. SDA, SCL high-to-low propagation delay is measured from the
beginning of a new received message telling the LTC4310 to drive its SDA,
SCL pins from high to low, to when the SDA, SCL lines have fallen below
0.5 • V
CC
. It includes approximately 87ns required for an LTC4310 to
receive a message on the RXP and RXN pins, plus the time the LTC4310
requires to process the message and pass the low to the data and clock
buffers, plus the time required by the buffers to drive their bus pins below
0.5 • V
CC
.
Note 4. All currents into pins are positive, all voltages are referenced to
GND unless otherwise specified.
Note 5. Internal control circuitry prevents the rise time accelerators from
activating until the rising edge rate control circuitry is off.