Specifications

ManualsBrandsLAPIS Technology ManualsElectronicsBluetooth Low Energy Wireless Module

Table Of Contents

PJDK71351-03

Issue Date：Feb,8,2019

MK71351

Bluetooth



Low Enegy wireless module

•Bluetooth

is a registered trademark of Bluetooth SIG, Inc.

•All other company and product names are the trademarks or registered trademarks of the respective companies.

1/24

■ Overview

MK71351 is a wireless module which is integrating Bluetooth

Specification v4.2 compliant LSI(TC3567CFSG),26MHz/

32.768kHz crystal oscillator, 2.4GHz PCB pattern antenna and passive components.

MK71351 is suitable for applications such as Healthcare, fitness device, Remote Controller or PC peripherals.

■ Features

 Wireless module wich is integrated 2.4GHz PCB pattern antenna and passive components

 Bluetooth® Specification v4.2 low energy compliant

 Radio certification

MIC JAPAN（certification no: 006-000680）

FCC(FCC ID: 2ACIJ71351)

ISED(IC: 20971-71351)

CE (RED) EN300 328 V2.1.1

 Bluetooth

Qualification（End Product, QDID:xxxxx）

 Integrated Bluetooth

Specification v4.2 low enegy compliant LSI (TC3567CFSG)

 Integrated 26MHz /32.768kHz crystal oscillator

 Integrated NOR Flash Memory（128 KB、10

times of erase and program）

 Integrated bypass capacitor and external component of switching regulator

 RSSI accuracy: ±1 dB（Typ, -85～-10dBm @input,25℃）

● General Purpose Input/Output(13ports)

● General Purpose Serial Interfaces

SPI Inteeface (1 ch assigned to a General Purpose IO)

I2C Interface (1 ch assigned to a General Purpose IO)

● Host Interface

UART Interface（9600bps～921.6kbps、1ch - shared with GPIOs)

SPI Interface

● PWM Interface (3ch、assigned to General Purpose IOs)

● AD Converter

10bit resolution

External analog inputs assigned to GPIOs（3ch）

Internal VDD monitoring (1 ch - connected inside)

 Single power supply 2.0V to 3.6V (Typ.3.0V)

 Operating Temperature -40 deg.C to 85 deg.C

 Current Consumptions

Deep Sleep State 0.05 uA (Typ.)

Sleep State 2.5 uA (Typ.)

Back up State 2.4 uA (Typ.)

Idle State 0.8 mA (Typ.)

Active RX 3.0 mA (Typ.)

Active TX 2.9 mA(Typ.)

Flash Writing 15.6mA (Typ.)

 Product name :MK71351-NNNYEZ05B

 PKG :M-FLGA33-9.7X11.95-0.75-9Y

 Dimension : 9.7mm (W) x 11.95mm (L) x 2.1mm (H)

 Pb Free, RoHS compliant

Summary of content (24 pages)

PAGE 1
PJDK71351-03 Issue Date：Feb,8,2019 MK71351  Bluetooth Low Enegy wireless module ■ Overview MK71351 is a wireless module which is integrating Bluetooth® Specification v4.2 compliant LSI(TC3567CFSG),26MHz/ 32.768kHz crystal oscillator, 2.4GHz PCB pattern antenna and passive components. MK71351 is suitable for applications such as Healthcare, fitness device, Remote Controller or PC peripherals. ■ Features  Wireless module wich is integrated 2.
PAGE 2
PJDK71351-03 MK71351 ■ Block Diagram ANTENNA OUT_ANT DCDC LC Filter VDDCORE ® Bluetooth v4.2 LSI TC3567C RFIO SWDCLK SWDIO 13 GPIO [UART/SPI/I2C/PWM/ADC] RESETX VBAT TMODE VDDIO VPGM GND X’tal 26MHz X’tal 32.
PAGE 3
PJDK71351-03 MK71351 ■ Pin Layout 29 NC 28 GPIO1 /mode1 27 GPIO8 5 26 GPIO7 TMODE 6 25 GPIO6 VDDCORE 7 24 GPIO5 GND 8 23 GPIO11 RESETX 9 22 GPIO12 SWDIO 10 21 GPIO15 GND 11 NC 1 OUT_ANT 2 RFIO 3 GND 4 VPGM 30 33 31 15 16 17 18 19 GPIO10 GPIO4 GPIO3 SWDCLK GPIO0 14 GPIO13 VBAT 13 VDDIO 12 32 20 GND TOP VIEW 3/24
PAGE 4
PJDK71351-03 MK71351 ■ List of Pins Symbols IRF ISHPUD Ish IOSHPUD IOASHPUD Pin Symbol 1 2 NC OUT_ANT 3 RFIO 4 5 6 7 8 9 10 GND VPGM TMODE VDDCORE GND RESETX SWDIO 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 GND VBAT VDDIO GPIO13 GPIO10 GPIO4 GPIO3 SWDCLK GPIO0 GND GPIO15 GPIO12 GPIO11 GPIO5 GPIO6 GPIO7 GPIO8 GPIO1 NC GND GND GND GND ：：：： RF I/O pin. Schmitt Trigger input pin with Pull-up, and Pull-down.
PAGE 5
PJDK71351-03 MK71351 ■ Pin Description Symbols ：：：： IRF ISHPUD Ish IOSHPUD IOASHPUD RF I/O pin. Schmitt Trigger input pin with Pull-up, and Pull-down. Schmitt Trigger input pin Schmitt Trigger Digital I/O pin with Pull-up, and Pull-down.. Schmitt Trigger Digital I/O with Pull-up, and Pull-down. and analog input pin.
PAGE 6
PJDK71351-03 MK71351 ●Other Pins Pin Symbol 6 9 TMODE RESETX Attribute/value at reset Input Input I/O Ish Ish Active level --Low Description TEST MODE input (Low = Normal operation) Reset input (Low = Reset) ●CORE Voltage Related Pins Pin Symbol Attribute/value at reset I/O Active level 7 VDDCORE 1.35 V output --- --- Attribute/value at reset I/O Active level Description CORE voltage monitor pin Normally, use this pin in the OPEN.
PAGE 7
PJDK71351-03 MK71351 ●List of GPIO Pin Functions The functions of GPIO pins are allocated to the UART interface and serial memory interface, among others, depending on the firmware implemented to ROM and commands from the external host. This list indicates the hardware state during reset, the software control setting immediately after the reset is released, and the functions which can be set for each GPIO pin.
PAGE 8
PJDK71351-03 MK71351 ●Termination of Unused Pins See below for the handling of unused pins. Pin termination which can impair the basic operation of the MK71351 is not included.
PAGE 9
PJDK71351-03 MK71351 ■ Electrical Characteristics The values listed in the section indicated as typical. below represent typical median values. They are not guaranteed values, as no consideration is given to a variety. ●Absolute Maximum Ratings Item Symbol Power supply voltage VBAT, VDDIO (*1) Input voltage VIN Output voltage VOUT Input current IIN Input power RFIO Storage temperature Tstg Condition Rating Ta = 40 to +85 °C Unit -0.3 to +3.9 V –0.3 to VDDIO+0.3 (*2) V –0.
PAGE 10
PJDK71351-03 MK71351 ●Current consumption (Ta=25℃) Item Current consumption of digital section Current consumption of power supply Current consumption at low power With connection Current consumption at low power Without connection Current consumption at low power Without connection Symbol IDDDIG (Active1) IDDRD (FlashRead) IDDWR (FlashWrite) IDDRX (Active2) IDDTX (Active3) IDDS1 (Sleep) IDDS2 (Backup) IDDS (Deep Sleep) Condition Min. Standard Max. Unit Operating state - 0.
PAGE 11
PJDK71351-03 MK71351 ●RF Characteristics (Ta=25℃) Item Symbol Condition Min. Standard Max. Unit – 0 – dBm -40 0 40 ppm Transmitter Maximum transmitter power Center frequency tolerance POUT 0 dBm setting value FCERR Master Clock tolerance < 40 ppm Modulation data rate DRATE – – 1 – Mbps Modulation index FIDX – 0.45 0.50 0.55 – Bandwidth Time BT GFSK – 0.5 – – Receiver sensitivity PSENS PER = 30.8 % (*1) – -93.5 - dBm Maximum receiving Power PRXMAX PER = 30.
PAGE 12
PJDK71351-03 MK71351 ■ Operation Mode MK71351 has the following operation modes. Operation mode General description ® HCI mode User-App mode The standard operation mode of Bluetooth . HCI mode conducts communication between MK71351 and the host MCU through the UART interface. This is the Application mode which downloads the program code to the built-in SRAM. It is possible to operate this mode alone without the external host MCU.
PAGE 13
PJDK71351-03 MK71351 ●HCI Mode The following figure shows the protocol stack configuration when MK71351 is set to the HCI mode. It can transmit/receive HCI commands/events compliant with Bluetooth® v4.2 to/from HOST-CPU through the UART interface. Application Bluetooth® Profile HOST MCU Bluetooth® Host Stack (UART) Bluetooth® Controller MK71351 ●User-App Mode In this mode, the firmware which is stored in the Flash ROM is downloaded and executed after the Boot operation.
PAGE 14
PJDK71351-03 MK71351 ■ Module Dimension Remarks for Mounting the Surface Mount Type Package Surface mount type package is very sensitive affected by heating from reflow process, humidity during storage. Therefore, before you perform reflow mounting, contact sales office for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times) and storage environment.
PAGE 15
PJDK71351-03 MK71351 ■ Examples of Application Circuit ●Connection Example in HCI mode In this example, GPIO pins except for HOST I/F(UART) are unused.
PAGE 16
PJDK71351-03 MK71351 ●Connection Example in User-App mode In this example, GPIO pins and SWD pins are unused.
PAGE 17
PJDK71351-03 MK71351 ■ Appendix ●Reference Land Pattern 17/24
PAGE 18
PJDK71351-03 MK71351 ●Metal Keep-Out Area (Recommended Layout) Metal exclusion zone to edge of board (no metal on any layer except mechanical LGA pads and RF trace line.) 29.7mm min 10mm 10mm 3.45mm 0Ω Main Board TOP VIEW 【Note】・Main Board: Substrate material is FR4 and substrate thickness is 1.0-1.6 mm.
PAGE 19
PJDK71351-03 MK71351 ●Radio Certification MIC JAPAN(certification no 006-000680) MK71351 complies with MIC JAPAN radio certification.(certification no:006-000680) FCC（FCC ID: 2ACIJ71351） This device complies with Part 15 of the FCC Rules. Operation is subject to the following two conditions: (1)this device may not cause harmful interference, and (2)this device must accept any interference received, including interference that may cause undesired operation.
PAGE 20
PJDK71351-03 MK71351 ●Bluetooth SIG Qualification(End Product) MK71351 is listed on the Bluetooth SIG website as qualified End Products.（QDID:XXXXX） ■ Note - When mounting this product on the double-sided board, do not mount it on the initial mounting side. (Reflow on the other side from the module mounting side is prohibited.) - Due to its material characteristic, the sealed case may change color. However, this does not affect the product performance and its quality.
PAGE 21
PJDK71351-03 MK71351 ■ Revision History Document No.
PAGE 22
PJDK71351-03 MK71351 Notes Precautions for the Specification 1) Contents of the Specification are the information at the time of their issuance. The information contained herein is subject to change without notice. 2) LAPIS Semiconductor has used reasonable care in preparing the information included in the Specification, but LAPIS Semiconductor does not warrant that such information is error free.
PAGE 23
PJDK71351-03 MK71351 9) Although LAPIS Semiconductor is continuously working to improve product reliability and quality, semiconductors can break down and malfunction due to various factors.
PAGE 24
PJDK71351-03 MK71351 ● The other precautions 1) Please use the Products in accordance with any applicable environmental laws and regulations, such as the RoHS Directive. For more details, including RoHS compatibility, please contact a ROHM sales office. LAPIS Semiconductor shall have no responsibility for any damages or losses resulting non-compliance with any applicable laws or regulations.