User's Manual

Table Of Contents

 Internal pull-up and pull-down resistors

 Wake-up from high or low level triggers on all pins

 Trigger interrupt on all pins

 All pins can be used by the PPI task/event system; the maximum number of pins that can be

interfaced through the PPI at the same time is limited by the number of GPIOTE channels

 All pins can be individually configured to carry serial interface or quadrature demodulator

signals

Hardware RESET:

There is on-chip power-on reset circuitry, But can still be used in external reset mode, in this case,

GPIO pin P0.21 as an external hardware reset pin. In order to utilize P0.21 as a hardware reset, the

UICR registers PSELRESET[0] and PSELRESET[1] must be set alike, to the value of 0x7FFFFF15.

When P0.21 is programmed as RESET, the internal pull-up is automatically enabled.

HW debug and flash programming of Module :

The Module support the two pin Serial Wire Debug (SWD) interface and offers flexible and powerful

mechanism for non-intrusive debugging of program code. Breakpoints, single stepping, and

instruction trace capture of code execution flow are part of this support.

Flash Program interface

SWDIO

Debug and flash programming I/O

SWCLK

Debug and flash programming I/O

This is the hardware debug and flash programming of module, J-Link Lite support, please refer

www.segger.com

PCB Footprint

（

Top View

）