User's Manual
Table Of Contents
General Purpose I/O:
The general purpose I/O is organized as one port enabling access and control of the 32 available
GPIO pins through one port. Each GPIO can be accessed individually with the following user
configurable features:
Input/output direction
Output drive strength
Internal pull-up and pull-down resistors
Wake-up from high or low level triggers on all pins
Trigger interrupt on all pins
All pins can be used by the PPI task/event system; the maximum number of pins that can be
interfaced through the PPI at the same time is limited by the number of GPIOTE channels
All pins can be individually configured to carry serial interface or quadrature demodulator
signals
PA control:
A logic signal is needed to enable/disable PA/LNA part, P0.20 is used to achieve this purpose.
Set P0.20 to high will enable PA/LNA. Set P0.20 to low will disable PA/LNA to deep sleep mode.
As the most basic use case, simply set the P0.20 to high will enable PA/LNA part always.
If you need to get lower power consumption, you need to accurately control the timing of the
PA/LNA when it need to work, in accordance with the provisions of the timing will be closed.
In order to achieve this goal, need to know exactly time to control the PA/LNA. By calling the
Notify Radio() function, you can know when the RF activation, resulting in the appropriate timing to
control P0.20.
#define PIN_5518CTR 20
for (;;)
{
if(m_radio_active_flag)//enable PA
{
m_radio_active_flag=0;
nrf_gpio_pin_set(PIN_5518CTR);//pin 20
err_code = app_timer_start(m_apps_timer_id, APP_TIMER_TICKS(10,
APP_TIMER_PRESCALER) , NULL);//app_timer 10ms
APP_ERROR_CHECK(err_code);
COPYRIGHT ©2016 ALL RIGHTS RESERVED XunTong Tech TEL: +86 755 26675941 E-mail: nrf@freqchina.com
4