User's Manual
Table Of Contents
- Scope
- SSD50NBT Features Summary
- Specifications
- WLAN Functional Description
- Bluetooth Functional Description
- Electrical Characteristics
- Bluetooth Radio Characteristics
- SDIO Timing Requirements
- Pin Definitions
- Boot Straps Options for Wi-Fi Interface
- Mechanical Specifications
- RF Layout Design Guidelines
- Recommended Storage, Handling, Baking, and Reflow Profile
- Regulatory
- FCC and IC Regulatory
- European Union Regulatory
- EU Declarations of Conformity
- Ordering Information
SSD50NBT
Hardware Integration Guide
Embedded Wireless Solutions Support Center:
http://ews-support.lairdtech.com
www.lairdtech.com/bluetooth
18
© Copyright 2015 Laird. All Rights Reserved
Americas: +1-800-492-2320
Europe: +44-1628-858-940
Hong Kong: +852 2923 0610
Table 8: Timing Diagram Definitions
Timing
Description
Min
Unit
Ta
Time between 3.3V (VDD33/BT_VDD/VDD_FEM/VDD_USB) and
VDDIO/SDIO_IOVDD supplies
0
µsec
Tb
Time between VDDIO/SDIO_IOVDD supplies valid and WLAN_PWD_L
negation.
Note: there are 10K ohm internal Pull-up on SD_D0, SD_D1 and SD_D3.
5
µsec
Tc
Time between VDDIO/SDIO_IOVDD supplies valid and
BT_PWD_L negation
5
msec
Td
Time between WLAN_PWD_L assertion and VDDIO/SDIO_IOVDD invalid, or
time between BT_PWD_L negation and VDDIO/SDIO_IOVDD invalid.
0
µsec
Te
Time between VDDIO/SDIO_IOVDD invalid and 3.3V
(VDD33/BT_VDD/VDD_FEM/VDD_USB) invalid.
No requirement
Tf
Time of WLAN_PWD_L assertion during reset or power down period. Both
3.3V (VDD33/BT_VDD/VDD_FEM/VDD_USB) and VDDIO/SDIO_IOVDD should
keep ON.
5
µsec
Tg
Time of BT_PWD_L assertion during reset or power down period. Both 3.3V
(VDD33/BT_VDD/VDD_FEM/VDD_USB) and VDDIO/SDIO_IOVDD should keep
ON.
5
msec
Important: SSD50NBT requires SDIO interface lines SD_CMD, SD_D1, and SD_D2 to be high prior to negation
of WLAN_PWD_L. Designs should drive these lines high or, if necessary, add external pull-ups to
insure proper SDIO configuration on WLAN boot-up. Failure to pull these lines high results in non-
functional SDIO interface. These are boot-mode straps interpreted by the WLAN CPU on power-
on. There is 10K ohm pull high resistor already implemented on SD_D0, SD_D1, and SD_D3. No
external pull-up is required for those three lines.
We suggest that Tb and Tf timing is greater than 5µsec but no longer than 100 msec.
WLAN Radio Receiver Characteristics
Table 9 and Table 10 summarize the WLAN SSD50NBT receiver characteristics.
Table 9: WLAN Receiver Characteristics for 2.4 GHz Signal Chain Operation
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
Frx
Receive input frequency range
2.412
2.484
GHz
Srf
Sensitivity
CCK, 1 Mbps
See Note
3
-95
dBm
CCK, 11 Mbps
-88
OFDM, 6 Mbps
-92
OFDM, 54 Mbps
-75
HT20, MCS0
-92
HT20, MCS7
-72
Radj
Adjacent channel rejection
OFDM, 6 Mbps
See Note
4
32
dB