User's Manual

60-2230C
Datasheet
Embedded Wireless Solutions Support Center:
http://ews-support.lairdtech.com
www.lairdtech.com/wireless
6
© Copyright 2017 Laird. All Rights Reserved
Americas: [phone]
Europe: [phone]
Hong Kong: [phone]
The 60-2230C module also provides a PCM interface for master or slave mode; with the option of an 8-bit or 16-
bit width size.
Pins CON[0], CON[1], and CON[2] are configuration pins (operation mode). Currently, the default mode for the
SDIO/UART (WLAN/Bluetooth) interface is 000.
3. F EATURES S UMMARY
The Laird 60-2230C device features are described in Table 1.
Table 1: 60-2230C of features
Feature Description
Radio Front End
 Integrates the complete transmit/receive RF paths including band pass filter, diplexer, switches,
reference crystal oscillator, and power manage unit (PMU)
 Supports 20/40/80 MHz channel bandwidth
 WLAN /Bluetooth share one antenna
Coexistence Coexistence arbitration for WLAN, Bluetooth, and LTE operation
Power Management
Dynamic Voltage Scaling (DVS) and Adaptive Voltage Scaling (AVS) feature supports the latest
Marvell SoC and processor power control scheme.
Pre-Calibration RF system-tested and calibrated in production.
Sleep Clock An external sleep clock of 32.768 KHz is required during power save mode.
Host Interface
 SDIO 3.0 (4-bit and 1-bit), SDR 12/25/50 mode (up to 100MHz), USB 2.0 or PCIe for WLAN
 SDIO 3.0, USB 2.0, HS-UART for Bluetooth HCI (compatible with any upper layer Bluetooth stack)
 PCM digital audio interface for Bluetooth audio application.
Strap Value
CONFIG_HOST[2
-
0]
WLAN
Bluetooth/
BLE
ROM Notes
000
SDIO
UART
-
001
SDIO
SDIO
-
010
PCIe
USB 2.0
Initial USB 2.0 PHY
and
COM PHY PCIe portion
011
PCIe
UART
Initial COM PHY PCIe portion only
100
USB 2.0
UART
Initial USB 2.0 PHY
and
COM PHY PCIe USB 3.0
101
USB 2.0
USB 2.0
Initial USB 2.0 PHY only
Reference Frequency
 Incorporates a 40 MHz reference frequency source in package
 An external sleep clock is recommended for minimal current consumption. If no sleep clock
input is provided, an internal sleep clock (derived from the reference clock) is used. An
approximate 50 uA current increase on the 3.3V rail.
Advanced WLAN
 A-MPDU RX (de-aggregation) and TX (aggregation) supports 802.11ac single-MPDU A-MPDU
 Multi-BSS/Station
 Transmit rate adaption, transmit power control
 Modulation and coding scheme (MCS):
– 802.11ac—MCS0-9 Nsts=1 and 2
– 802.11n—MCS0-15
 Dynamic frequency selection (DFS) – Radar detection
 20/40/80 MHz channel bandwidths support
 On-chip gain selectable LNA with optimized noise figure and power consumption
 Internal PA with optimized gain distribution for linearity and noise performance
 Support Wild variety of WLAN encryption: TKIP/WEP/AES
Comment [JW4]: We need to
remove references to PCIE as the
M.2 module does not support PCIE