User's Manual

60-2230C
Datasheet
Embedded Wireless Solutions Support Center:
http://ews-support.lairdtech.com
www.lairdtech.com/wireless
33
© Copyright 2017 Laird. All Rights Reserved
Americas: [phone]
Europe: [phone]
Hong Kong: [phone]
Pin # Name Type
Voltage
Ref.
Description
If Not
Used
23 SDIO RESET# N/C N/C N/C N/C
32 UART RXD I 1.8V UART Serial Data Input N/C
33 GND - - Ground GND
34 UART RTS O,WPU 1.8V UART Request To Send (Active low) N/C
35 PERp0 I 1.8V PCIe Receive Data-Positive N/C
36 UART CTS I, PU 1.8V UART Clear To Send (Active low) N/C
37 PERn0 I 1.8V PCIe Receive Data-Negative N/C
38
VENDOR
DEFINED38
N/C N/C N/C N/C
39 GND - - Ground GND
40
VENDOR
DEFINED40
N/C N/C N/C N/C
41 PETp0 O 1.8V PCIe Transmit Data-Positive N/C
42
VENDOR
DEFINED42
N/C N/C N/C N/C
43 PETn0 O 1.8V PCIe Transmit Data-Negative N/C
44 COEX3 I/O 1.8V General purpose I/O pin. N/C
45 GND - - Ground GND
46 COEX2 O,PD 1.8V Serial data to external LTE device/ N/C
47 REFCLKp0 I 1.8V PCIe Differential Clock input-Positive N/C
48 COEX1 I,PD 1.8V Serial data from external LTE device/ N/C
49 REFCLKn0 I 1.8V PCIe Differential Clock input-Negative N/C
50 SUSCLK(32KHz) I,PU 3.3V
Sleep Clock Input
An external sleep clock of 32.768KHz with
minimum +/-250ppm is required for power saving
mode
-
51 GND - - Ground GND
52 PERST0# I,PD 3.3V
PCIe host indication to reset the device (input)
(active low)
N/C
53 CLKREQ0# I/O 3.3V PCIe clock request (input/output) (active low) GND
54 W_DISABLE2# I 3.3V
Enable input for all Regulators inside the 60-SIPT.
Note: DO NOT float this pin. Pull-up to 3.3V with
100K for normal operation.
100K,
PU
55 PEWAKE0# I/O 3.3V PCIe wake signal (input/output) (active low) N/C
56
W_DISABLE1#
(O)(0/3.3V)
I,PU 3.3V
PCIe host indication to disable the WLAN function
of the device (input) (active low)
N/C
57 GND - - Ground GND
58
I2C DATA
(I/O)(0/3.3V)
N/C N/C N/C N/C
59 RESERVED/PETp1 N/C N/C N/C N/C
60
I2C CLK
(O)(0/3.3V)
N/C N/C N/C N/C