Data Sheet
LC840PA
Datasheet
https://www.lairdconnect.com
25
© Copyright 2021 Laird Connectivity
All Rights Reserved
Americas: +1-800-492-2320
Europe: +44-1628-858-940
Hong Kong: +852 2762 4823
5 FUNCTIONAL DESCRIPTION
To provide the widest scope for integration, a variety of physical host interfaces/sensors are provided. The major LC840PA
module functional blocks described below.
5.1 Power Management
Power management features:
▪ System Standby Doze (System ON Idle) and Deep Sleep (System OFF) modes
▪ Open/Close peripherals (UART, SPI, QSPI, I2C, SIO’s, ADC, NFC). Peripherals consume current when open; each
peripheral can be individually closed to save power consumption
▪ Use of the internal DCDC convertor or LDO is decided by the underlying Bluetooth LE stack (Bluetooth LE mode) or
internal DCDC (IEEE 802.15.4:2006 mode)
▪ smartBASIC command allows the supply voltage to be read (through the internal ADC)
▪ Pin wake-up system from deep sleep/System OFF (including from NFC pins)
Power supply features:
▪ Supervisor hardware to manage power during reset, brownout, or power fail.
▪ 3.0V to 3.6V supply range for normal power supply (VDD pin) using internal DCDC convertor or LDO decided by the
underlying Bluetooth LE stack.
▪ 3.0V to 5.5 supply range for High voltage power supply (VDD_HV pin) using internal DCDC convertor or LDO decided by
the underlying Bluetooth LE stack.
▪ 4.35V to 5.5V supply range for powering USB (VBUS pin) portion of LC840PA only. The remainder of the LC840PA
module circuitry must still be powered through the VDD (or VDD_HV) pin.
5.2 LC840PA Power Supply Options
The LC840PA module power supply internally contains the following two main supply regulator stages (Figure 4):
▪ REG0 – Connected to the VDD_HV pin
▪ REG1 – Connected to the VDD pin
The USB power supply is separate (connected to the VBUS pin).
Figure 4: LC840PA power supply block diagram (adapted from the following resource:
http://infocenter.nordicsemi.com/pdf/nRF52840_PS_v1.0.pdf