VMP2 Power PC-based CPU Board for VME Applications Manual ID: 24855, Rev. Index 02 November 2002 The product described in this manual is in compliance with all applied CE standards.
Preface VMP2 Revision History Manual/Product Title: VMP2 Manual ID Number: 24855 Rev. Index Brief Description of Changes Board Index Date of Issue 01 Initial Issue 00 Oct. 02 02 Chapter 5 replaced (new bootstrap loader) 00 Nov. 02 Imprint Copyright © 2002 PEP Modular Computers GmbH. All rights reserved.
VMP2 Preface Table of Contents Revision History .................................................................................................. 0 - 2 Imprint ................................................................................................................. 0 - 2 Table of Contents ................................................................................................. 0 - 3 List of Tables ............................................................................................
Preface VMP2 2.4.1 CPU .................................................................................................. 2 - 6 2.4.1.1 MPC8245 (Kahlua II) Features ................................................... 2 - 6 2.4.2 Memory ............................................................................................. 2 - 8 2.4.2.1 System Memory (DRAM) ............................................................ 2 - 8 2.4.2.2 Flash ................................................................
VMP2 Chapter Preface 4 4. Configuration ................................................................................................ 4 - 3 4.1 Jumper Settings ..................................................................................... 4 - 3 4.1.1 Bootstrap Loader / Socket Jumper J1 .............................................. 4 - 3 4.1.2 RTC (Real-time clock) Calibration Output (J2) ................................ 4 - 3 4.1.3 Resistor Setting for Non-standard Socket Devices ............
Preface VMP2 Chapter 5. 5 NetBootLoader .............................................................................................5 - 3 5.1 General Operation ...................................................................................5 - 3 5.2 NetBootLoader Interfaces ........................................................................5 - 3 5.2.1 ABT (Abort) Switch ..........................................................................5 - 4 5.2.2 TERM Serial Interface ...............
VMP2 5.4.7 Preface Uploading a FLASH Area ............................................................. 5 - 12 5.5 Plug and Play ........................................................................................ 5 - 12 5.6 Porting an Operating System to the CPU Board ................................... 5 - 12 5.7 Commands ............................................................................................ 5 - 13 Annex A A. VMP1-IO1 Module (Optional) .....................................
Preface Annex VMP2 E E. CP320-TR1 (Optional) ................................................................................. E - 3 Annex E F F. CP320-TR2 (Optional) ................................................................................. F - 3 Annex G G. PMC-HDD1 Module (Optional) ..................................................................... G - 3 Page 0 - 8 © 2002 PEP Modular Computers GmbH ID 24855, Rev.
VMP2 Preface List of Tables 1-1 VMP2 Main Specifications........................................................................... 1 - 6 2-1 Pin Assignment J1/P1 VME Connector CON1 .......................................... 2 - 10 2-2 Ethernet RJ45 Connector CON8 Pin Assignment ..................................... 2 - 11 2-3 Serial Port Connectors CON6 and CON7 Pin Assignment ....................... 2 - 12 2-4 PCI Expansion Connector Pinout ......................................................
Preface VMP2 5-4 FLASH Operation Commands....................................................................5 - 6 5-5 Motorola S-Records Commands ................................................................5 - 6 A-1 VMP1-IO1 Specifications ............................................................................ A - 7 A-2 Jn1, 32-bit PCI .......................................................................................... A - 10 A-3 Jn2, 32-bit PCI ...................................
VMP2 Preface List of Figures 2-1 Functional Block Diagram............................................................................ 2 - 3 2-2 Front Panels ................................................................................................ 2 - 4 2-3 VMP2 Board (Front View)............................................................................ 2 - 5 2-4 VMP2 Board (Reverse View)....................................................................... 2 - 5 2-5 VME Connector CON1 .
Preface VMP2 This page was intentionally left blank. Page 0 - 12 © 2002 PEP Modular Computers GmbH ID 24855, Rev.
VMP2 Preface Preface ID 24855, Rev.
Preface VMP2 This page was intentionally left blank. ID 24855, Rev.
VMP2 Preface Proprietary Note This document contains information proprietary to PEP Modular Computers. It may not be copied or transmitted by any means, disclosed to others, or stored in any retrieval system or media without the prior written consent of PEP Modular Computers GmbH or one of its authorized agents. The information contained in this document is, to the best of our knowledge, entirely correct.
Preface VMP2 Explanation of Symbols CE Conformity This symbol indicates that the product described in this manual is in compliance with all applied CE standards. Please refer also to the section “Applied Standards” in this manual. Caution, Electric Shock! This symbol and title warn of hazards due to electrical shocks (> 60V) when touching products or parts of them.
VMP2 Preface For Your Safety Your new PEP product was developed and tested carefully to provide all features necessary to ensure its compliance with electrical safety requirements. It was also designed for a long fault-free life. However, the life expectancy of your product can be drastically reduced by improper treatment during unpacking and installation.
Preface VMP2 General Instructions on Usage • • • • • In order to maintain PEP’s product warranty, this product must not be altered or modified in any way. Changes or modifications to the device, which are not explicitly approved by PEP Modular Computers and described in this manual or received from PEP Technical Support as a special handling instruction, will void your warranty.
VMP2 Preface Two Year Warranty PEP Modular Computers grants the original purchaser of PEP products a TWO YEAR LIMITED HARDWARE WARRANTY as described in the following. However, no other warranties that may be granted or implied by anyone on behalf of PEP are valid unless the consumer has the express written consent of PEP Modular Computers.
Preface VMP2 This page was intentionally left blank. ID 24855, Rev.
VMP2 Introduction Chapter 1 Introduction ID 24855, Rev.
VMP2 Introduction This page was intentionally left blank. Page 1 - 2 © 2002 PEP Modular Computers GmbH ID 24855, Rev.
VMP2 Introduction 1. Introduction The VMP2 is a comprehensive computing platform which brings togethor the latest advances in computing technology in a board designed for maximum performance, flexibility and versatility within a rugged compact format. The design centered on realizing a board which addresses the need for increased computing capacity while at the same time reducing the size and number of system components in order to reduce space requirements and optimize power dissipation.
VMP2 Introduction 1.1 Board Introduction The VMP2 is a VME PowerPC-based single-board computer specifically designed for use in highly integrated platforms with solid mechanical interfacing for a wide range of industrial environment applications.
VMP2 Introduction 1.2 Board Overview The VMP2 is a 3U VME CPU board featuring a powerful CPU (number cruncher). The design is based on the new highly integrated Motorola PowerPC processor MPC8245, which integrates a PCI interface and several peripherals inside one Chip. Four standard memory configurations (32 MB, 64 MB, 128 MB and 256 MB SDRAM) are available. Flash memory for integrating the initial bootloader and ROMable operating systems are provided .
VMP2 Introduction 1.
VMP2 Introduction Table 1-1: VMP2 Main Specifications (Continued) VMP2 Specifications Debug Interface JTAG/BDM VME Connector 96-pin VME connector Onboard Connectors 2 x RJ45 for RS232, 1 x RJ45 for Ethernet PCI Expansion Modules PMC carrier, future PCI based I/O board with VGA/SCSI/2 nd Ethernet Mechanical Conformance Conforms with IEEE 1101.10 Power Supply 5V in accordance with the VME Specification, 1.
VMP2 Introduction 1.4 Applied Standards 1.4.1 CE Compliance The PEP Modular Computers’ VME systems comply with the requirements of the following CE-relevant standards: • • • Emission Immission Electrical Safety 1.4.2 • EN50081-1 EN50082-2 EN60950 Mechanical Compliance Mechanical Dimensions 1.4.3 IEEE 1101.10 Environmental Tests • Vibration Random Vibration, Broadband IEC68-2-6 IEC68-2-64 (3U boards) • • Permanent Shock Single Shock IEC68-2-29 IEC68-2-27 1.5 Related Publications 1.5.
VMP2 Functional Description Chapter 2 Functional Description ID 24855, Rev.
VMP2 Functional Description This page was intentionally left blank. Page 2 - 2 © 2002 PEP Modular Computers GmbH ID 24855, Rev.
VMP2 Functional Description 2. Functional Description 2.
VMP2 Functional Description 2.2 Front Panels Figure 2-2: Front Panels U W RST H AB U W RST H AB Standard VMP2 and Standard with IO1 Module LNK . AC T. LN K . S PEE D ACT . VMP1 S PEE D VMP1-IO1 VMP1 KEY LED colors (for B&W monitors and printouts): U = green W = yellow H = red U W RST H AB U RST AB LNK . AC T. VMP1 Page 2 - 4 H W VMP2 Optoisolated version and Optoisolated version with IO1 Module - note the different position of the SER 0 connector LN K . S PEE D ACT .
VMP2 Functional Description 2.3 Board Layout Figure 2-3: VMP2 Board (Front View) J1 1 LED SDRAM MEMORY BANK 1 GND ABORT & RESET RTC UART RJ45 (Serial) X BUS BUFFERS DC/DC DC/DC RJ45 (Term.) LOGIC LED 11 12 1 2 ETHERNET PCI TO VME BRIDGE CPU ETHERNET 2 CON10 16 1 1 JTAG 15 2 99 GOLDCAP CON11 PCI EXPANSION CONNECTOR 100 BATTERY (Optional) Figure 2-4: VMP2 Board (Reverse View) R3 R8 R7 R6 SDRAM MEMORY BANK 2 R13 R12 R11 MAGNIFIED R3 R8 R7 R6 R13 R12 R11 ID 24855, Rev.
VMP2 Functional Description 2.4 Main Features The following descriptions provide an overview of the main features of the principal functional blocks of the VMP2. 2.4.1 CPU The VMP2 is based on the Motorola PowerPC processor MPC8245 which integrates a large number of peripherals, such as a PCI interface, PCI arbiter, Interrupt Controller, Memory Controller and multiple Timers. CPU speed is 330 MHz. 2.4.1.
VMP2 Functional Description PCI agent mode capability • • • • • • • • • • Address translation unit Internal configuration registers accessible from PCI Two-channel integrated DMA controller Supports direct mode or chaining mode (automatic linking of DMA transfers) Supports scatter gathering - read or write discontinuous memory Interrupt on completed segment, chain, and error Local-to-local memory PCI-to-PCI memory PCI-to-local memory Local-to-PCI memory Message unit • • • I2O message controller Two doo
VMP2 2.4.2 Functional Description Memory 2.4.2.1 System Memory (DRAM) The main memory of the VMP2 consists of SDRAM, ranging from 64 up to 256 MByte, soldered onto the board for mechanical stability. The VMP2 provides ECC support (optional) and a maximum memory speed of 132 MHz. 2.4.2.2 Flash 4 or 8 MB of soldered Flash memory accommodate the bootstrap loader software and can be used to store ROMable operating systems or user data.
VMP2 Functional Description 2.5 Board Interfaces 2.5.
VMP2 Functional Description 2.5.1.
VMP2 2.5.2 Functional Description Ethernet Interface and Connector Pinout Figure 2-6: Ethernet Connector CON8 1 The Ethernet interface is based on a PCI device from Intel; the Ethernet Controller 82559ERS. 8 The main features of the Ethernet are as follows: • • • • • • integrated IEEE 802.3 10Base T and 100Base TX compatible PHY glueless 32-bit PCI master interface compatible with driver software of the 82558 and 82557 full duplex support at both 10 and 100 Mbps IEEE 802.
VMP2 Functional Description 2.5.3 Serial Interfaces and ConnectorPinout Figure 2-7: Serial Port Connectors CON6 and CON7 1 Two serial ports (RS-232) are provided by means of two 8pin RJ45 connectors. 8 The RS-232 serial interfaces named TERM and SER are 16C550 compliant and have 128-byte transmit and receive buffers. In addition to their other uses, the TERM port is used to interface with the bootstrap loader and the SER port is used to download software.
VMP2 Functional Description 2.5.4 PCI Expansion Interface and Connector Pinout Figure 2-8: PCI Expansion Connector CON11 1 CON11 PCI EXPANSION CONNECTOR 2 99 100 The PCI Expansion Connector provides the possibility to mount several transition boards above the VMP2 for adding special functionality which is not provided on the VMP2 main board or on the VME bus. All the PCI signals of the onboard PCI bus will be routed to this connector, so that a complete PCI bus is provided on this connector.
VMP2 Functional Description 2.5.4.1 PCI Expansion Connector (CON11) Pinout Table 2-4: PCI Expansion Connector Pinout Signal GND Pin Number Pin Number Signal 1 2 SCL (I2C) 3 4 +3.3V 5 6 CLK2 CLK3 7 8 GND GND 9 10 CLK4 INTB# 11 12 INTA# INTD# 13 14 INTC# +5V 15 16 GNT#2 GNT#3 17 18 +5V +3.
VMP2 Functional Description Table 2-4: PCI Expansion Connector Pinout (Continued) Signal Pin Number Pin Number Signal PERR# 67 68 +5V SERR# 69 70 GND +5V 71 72 PAR C/BE1# 73 74 AD15 AD14 75 76 +3.3V 77 78 AD13 AD12 79 80 AD11 AD10 81 82 GND 83 84 AD9 AD8 85 86 C/BE0# AD7 87 88 +5V +3.
VMP2 Functional Description 2.5.5 Serial Interface Expansion Connector and Pinout The serial interface expansion connector provides the capability to add different front end interfaces to the UART B signals. For example, an opto-isolated RS422/485 module (currently under development) may be plugged onto this connector. 2.5.5.
VMP2 2.5.7 Functional Description DEBUG Interface and Connector Pinout Figure 2-10: DEBUG Connector CON10 A JTAG/BDM interface is provided on the VMP2 for software debugging. The pinout of this connector is in accordance with the pinout of the most commonly used emulator probes. 2 CON10 16 1 JTAG 15 Note: As shipped, only the Altera onboard logic may be detected by means of the JTAG interface.
VMP2 Functional Description 2.6 Special Board Features 2.6.1 Watchdog Timer A watchdog timer is available which (when enabled) on timeout forces either a nonmaskable interrupt (NMI) to be generated or causes a system reset to occur (refer to chapter 4 for configuration details). It is also possible to generate, as a first step, an NMI and then, as a second step, a system reset (in Cascade mode).The watchdog timing has four possible settings: 0.5, 1.0, 1.5, and 2.0 seconds.
VMP2 2.6.4 Functional Description Front Panel LED’s Three LED’s with the colors red, green and yellow are provided on the front panel (please see Figure 2-2 on page 2-4) to give a quick indication of several key operating conditions: • • • The red LED (H) is general purpose. The yellow LED (W) indicates WATCHDOG ACTIVE The green LED (U) has been preset to light on initialisation of the board.
VMP2 Functional Description This page was intentionally left blank. Page 2 - 20 © 2002 PEP Modular Computers GmbH ID 24855, Rev.
VMP2 Installation Chapter 3 Installation ID 24855, Rev.
VMP2 Installation This page was intentionally left blank. Page 3 - 2 © 2002 PEP Modular Computers GmbH ID 24855, Rev.
VMP2 Installation 3. Installation The VMP2 has been designed for easy installation. However, the following importantstandard precautions must be observed. Some other important information is also set out below. 3.1 Board Installation Slot Selection The VMP2 is designed so that it may be used in any free slot of a 3U VME Backplane. It has an automatic first slot detection mechanism which configures it as a System Controller when placed in the far left slot.
VMP2 Installation ESD Equipment! Your VMP2 board contains electrostatically sensitive devices. Please observe the necessary precautions to avoid damage to your board: • Discharge your clothing before touching the assembly. Tools must be discharged before use. • Do not touch components, connector-pins or traces. • If working at an anti-static workbench with professional discharging equipment, please do not omit to use it. PEP Advantage The VMP2 is designed to be bootstrapped from the Flash device alone.
VMP2 Configuration Chapter 4 Configuration ID 24855, Rev.
VMP2 Configuration This page was intentionally left blank. Page 4 - 2 © 2002 PEP Modular Computers GmbH ID 24855, Rev.
VMP2 Configuration 4. Configuration 4.1 Jumper Settings Please see Figures 2-3 and 2-4 in Chapter 2 to view the positions of the jumpers and resistors on the board. 4.1.1 Bootstrap Loader / Socket Jumper J1 The Jumper J1 is used to select the memory position from which the VMP2 fetches its boot code. It determines the address position of the onboard Flash window and the Flash/SRAM expansion socket (DIL600, 32-pin).
VMP2 4.1.3 Configuration Resistor Setting for Non-standard Socket Devices The default pinout of this socket is designed for use with standard DIL Flashes and MSystems DiskOnChip.
VMP2 Configuration 4.2 Pinouts 4.2.1 Flash Socket Type Selection 4.2.1.1 Socket Device Selection (Memory Expansion Socket IC8) A range of different memory devices may be used on the DIL32 socket (e.g. Flashes, NVSRAM, M-Systems Disk-On-Chip, EPROM etc.).
VMP2 Configuration 4.2.2 Serial Interface Expansion Connector (CON3) Table 4-5: RS Expansion Connector Pinout Pin Number Function Function Pin Number 1 GND RTSB 2 3 RE DE 4 5 RxD TxD 6 7 CTS DTR 8 9 SCL SDA 10 11 +3.3V VCC 12 Page 4 - 6 © 2002 PEP Modular Computers GmbH ID 24855, Rev.
VMP2 Configuration 4.3 Board Address Map 4.3.1 Address Map Overview The following figures illustrate the address mapping of the VMP2. Where the first figure describes the overall map, the second figure provides a more detailed map of the uppermost address area. The upper area address map depends on the configuration of the VMP2 memory expansion sockets and the requirements of the application.
VMP2 4.3.2 Configuration VME Address Area Figure 4-2: VME Address Area 0x8FFF FFFF currently unused 0x8800 0000 VME A24/D16 0x8700 0000 currently unused 0x8501 0000 VME A16/D16 0x8500 0000 currently unused 0x8400 0000 VME USER2 0x8300 0000 VME USER1 0x8200 0000 currently unused 0x8000 0000 VME bus slave address and VME IRQ mask are programmable inside the TUNDRA UNIVERSE II. Please refer to the VME slave manual chapter in the TUNDRA UNIVERSE II manual and the BSP documentation.
VMP2 Configuration 4.3.
VMP2 Configuration 4.3.4 Special Registers Overview The Special Registers may be attached through read and write operation to the address space FFe8 0000-FFF0 0000 4.3.4.
VMP2 Configuration 4.3.4.3 Software Compatibility ID The Software Compatibility ID will signal to the software when differences in hardware require different handling by the software. This register is READ ONLY. It starts with the value 0x00 and will be incremented with each change in hardware (software sensitive only).
VMP2 Configuration 4.3.4.4 Memory Configuration Register The Memory Configuration register provides basic information concerning the amount of installed main memory, whether or not ECC is enabled, and the location from which the operating system is to access the bootstrap loader. Table 4-9: Memory Configuration Register 0 5 4 3 2 1 0 BJ n/a res. n/a res. n/a ECC n/a res. n/a res. n/a SZ1 n/a SZ0 n/a 0 2 res. 3 res. 4 Res. 5 Res. 6 Res.
VMP2 Configuration 4.3.4.6 Watchdog Control Register The Watchdog Control register is the interface between applications and the operating system for controlling the functioning of the Watchdog. Together with the Event Register, bit 0 (WD) and bit 2 (PB2), the possibility is provided for either hardware (Abort switch) or software (Watchdog timer) intervention in the execution of the application.
VMP2 Configuration 4.3.4.7 Control Register The Control register provides access to the front panel general purpose LED’s (LED1/ Green and LED2/Red), allows for the generation of a software reset of the system, and is used to control the configuration of the SER either for RS-232 or RS-485 operation. Table 4-12: Control Register ADDRESS 0xFFE0 001A BIT POSITION ACCESS 7 6 5 4 3 2 CONTENT RS_CTL Res. Res. S_RST Res. Res.
VMP2 Configuration 4.3.4.8 Event Register The Event register is used to indicate the origin of the generation of the non-maskable interrupts caused either by a Watchdog timeout or the pressing of the Abort switch. Table 4-13: Event Register ADDRESS 0xFFE0 001C BIT POSITION ACCESS R W 7 6 5 4 3 2 1 0 CONTENT NLRST Res. Res. Res. Res. PB2 Res. WD DEFAULT n/a n/a n/a n/a n/a 0 n/a 0 BIT NAME 0 WD 3 4 5 6 7 ID 24855, Rev.
VMP2 Configuration 4.3.4.9 Board / Logic Revision Register The Board Revision Register may be used to identify the hardware (BRn) and logic status of the board by the software (LRn). It is set at the factory and starts with the value 0x00 for the initial board prototypes and will be incremented with each redesign / logic release.
VMP2 Configuration 4.3.4.10 UART A / Registers For a detailed description please refer to the EXAR XR16C 2850 DUART manual.
VMP2 Configuration 4.3.4.11 UART B / Registers For a detailed description please refer to the EXAR XR16C 2850 DUART manual The UART B occupies the following addresses:.
VMP2 4.3.
VMP2 4.3.6 Configuration Real-time Clock Access to the RTC is effected via the I2C bus. The RTC uses address 0xD0 For more detailed information please refer to the manuals for the ST - Microelectronics M41T56 and the Motorola MPC 8245 (I2C - Bus).
VMP2 4.3.7 Configuration EEPROM Access to the EEPROM is effected via the I2C bus of the MPC8245. The EEPROM uses the I2C address 0xA0. For more detailed information please refer to the manuals for the MICROCHIP 24LC16B and the MOTOROLA MPC8245 (I2C bus). 4.3.8 Digital Temperature Sensor Access to the onboard temperature sensor is effected via the I2C bus of the MPC8245. The EEPROM uses the I2C address 0x90.
VMP2 Configuration This page was intentionally left blank. Page 4 - 22 © 2002 PEP Modular Computers GmbH ID 24855, Rev.
VMP2 NetBootLoader Chapter 5 NetBootLoader ID 24855, Rev.
NetBootLoader VMP2 This page was intentionally left blank. Page 5 - 2 © 2002 PEP Modular Computers GmbH ID 24855, Rev.
VMP2 5. NetBootLoader NetBootLoader The CPU board is delivered with the NetBootLoader software already programmed into the onboard soldered Flash memory. The NetBootLoader itself is a software utility which initializes the CPU board for operation before turning control over to either an application or to an operator.
NetBootLoader 5.2.1 VMP2 ABT (Abort) Switch The ABT switch, located on the CPU board front panel, provides the operator with the ability to directly terminate the boot operation during the boot wait time which is indicated by the “U” LED blinking. This is the sole purpose of the ABT switch during the NetBootLoader operation. 5.2.2 TERM Serial Interface The TERM serial port is used to provide direct operator interfacing to the NetBootLoader.
VMP2 5.3.1 NetBootLoader NetBootLoader Control The NetBootLoader provides various functions for controlling the operation of the NetBootLoader itself as well as the setting of operational parameters. The following table provides an overview of available NetBootLoader control functions.
NetBootLoader 5.3.3 VMP2 ftp Server Access The NetBootLoader provides various functions for interfacing with an ftp server. The following table provides an overview of available ftp server functions. Table 5-3: ftp Server Commands CMD TITLE ALIAS FUNCTION BYE - CD Change Directory GET - Download a file from ftp server LOGIN - Login to ftp server LS List Directory PUT - PWD Print Working Directory 5.3.
VMP2 NetBootLoader 5.4 Operating the NetBootLoader 5.4.1 Initial Setup The CPU board is delivered with the NetBootLoader already installed in the onboard soldered FLASH and is ready for operation. However, in order for the CPU board to be used in a system, application software must be made available for use. This is accomplished by programming the application also to the onboard soldered Flash memory where the NetBootLoader is located. Upon initial power up the NetBootLoader is started automatically.
NetBootLoader 5.4.3 VMP2 NetBootLoader Configuration There are several NetBootLoader commands which provide the operator with the capability to configure specific parameters which are used by the NetBootLoader for interfacing operations. These commands are: • • • • BW (BootWait) NET PASSWD PF (Port Format) Default settings are available for all the above commands except for “net” which is dependent on the application environment. 5.4.3.
VMP2 5.4.3.4 NetBootLoader PF This command is used to set the port parameters for the TERM and SER0 serial interfaces only for the current operator session. The next system restart will cause these settings to revert to the default settings of: 9600 Baud, 8 bits per character, 1 stop bit, and no parity. This is done to preclude a system lockout when restarting due to incompatible settings. 5.4.
NetBootLoader 5.4.5.2 VMP2 Programming an Application The application image itself must be compiled and linked to run from the SDRAM base address 0x0 of the CPU. The image must contain executable PPC code at offset 0x100 which is the usual case with ROM/Flash images. Gaining access to the image for programming to FLASH depends on where it is located.
VMP2 NetBootLoader Note ... If the data buffer is programmed to FLASH without the -o option (program a startable image) the downloaded image is copied to RAM during startup and is executed there. For this reason application images which require to be programmed must start at the address 0x0. The image must start at the absolute address 0x0 and must contain executable PPC code at the absolute address 0x100.
NetBootLoader 5.4.7 VMP2 Uploading a FLASH Area The NetBootLoader also has the possibility to upload certain areas of the FLASH to a host using the Ethernet interface. To use this interface the Ethernet parameters must first be set and then the system must be restarted. During boot wait the operator must gain control of the NetBootLoader and perform an ftp server login. After a successful login, the operator then stores the FLASH area to be uploaded to the local data buffer using the “sf” command.
VMP2 5.7 NetBootLoader Commands The following commands are available with the NetBootLoader. Where an ellipsis (…) appears in the command syntax it means that the command is continued from the previous line. Observe any spaces that may be between the ellipsis and the remainder of the command.
NetBootLoader VMP2 BW DESCRIPTION: The option “-f” is used to force updating of the CRC value of boot section of the EEPROM. For further information refer to chapter 5.4.3.1.
VMP2 NetBootLoader CD SYNTAX: cd where: cd command parameter: string new directory path DESCRIPTION: If an ftp server session has been established with the “login” command, the command “cd” is used to change the current ftp server directory. The argument “” may be an absolute or relative path. The format depends on what the server accepts. For example, UNIX hosts require that the directory names must be entered exactly in the same case.
NetBootLoader VMP2 CLONE FUNCTION: SYNTAX: Program the NetBootLoader to FLASH clone [-n] where: clone -n command option: program from data buffer DESCRIPTION: To update the NetBootLoader itself, the command “clone” is used. The application image source for programming may either be the data buffer or a DIL FLASH installed in the Memory Expansion socket. If the source is the data buffer, the image must first be downloaded to the data buffer from an ftp server.
VMP2 NetBootLoader CLONE USAGE: Program NetBootLoader from DIL FLASH (normal operation) COMMAND / RESPONSE: NetBtLd> clone clone: Fixup FLASH info from socket This will overwrite the current ... NetBootLoader, are you sure? [no] yes clone: System transferred; Start again, ... assure that Boot jumper is removed. NetBtLd> Note: When responding to the overwrite query, “yes” must be spelled out. Any other response will terminate the cloning operation.
NetBootLoader VMP2 GET DESCRIPTION: To download a file from the ftp server to the local data buffer, the command “get” is used. A successful ftp server login must be carried out before a file can be downloaded and the file must be in binary format. The argument “” must refer to an existing and accessible file on the server and the syntax must follow the requirements on the server, e.g. case sensitiveness. The argument may also include a path specification, if the server supports this.
VMP2 NetBootLoader LF FUNCTION: SYNTAX: Load Flash lf [-o[=] [-k]] … [-m[=] -l[=]] where: lf -o -k -m -l DESCRIPTION: ID 24855, Rev. 02 command option: offset parameter: value: hexadecimal program to FLASH offset of ...
NetBootLoader VMP2 LF DESCRIPTION: If no offset option (“-o”) is specified the image is considered to be valid and is therefore added along with CRC and length information. If the CRC is determined to be valid during the next startup, the image is copied to the absolute address 0x0 and started at 0x100 after the boot wait time has been exceeded. Normally, the local data buffer holds the image to be programmed.
VMP2 NetBootLoader LF USAGE: Program FLASH from data buffer to offset 0xF4240 and retain adjacent FLASH contents COMMAND / RESPONSE (none): lf -o=f4240 -k LOGIN FUNCTION: SYNTAX: Initiate ftp server session login [] where: login DESCRIPTION: USAGE: command parameter: value: numerical string IP address of host: nnn.nnn.nnn.
NetBootLoader VMP2 LOGOUT SYNTAX: DESCRIPTION: logout A remote telnet session will be terminated with the command “logout”. No application is loaded and started if the session is terminated with “logout”. The NetBootLoader waits for a new session to be initiated or for a command entry from the serial console. LS FUNCTION: SYNTAX: DESCRIPTION: Display listing of the current ftp server directory ls To display a listing of the current ftp server directory the command “ls” is used.
VMP2 NetBootLoader NET FUNCTION: SYNTAX: Set or display the parameters for the Ethernet interface net [][-netmask ] …[-gw ][-f] where: net -netmask -gw -f DESCRIPTION: ID 24855, Rev. 02 command parameter: value: numerical string IP address of CPU board: nnn.nnn.nnn.nnn option: netmask parameter: value: numerical string netmask of CPU board: nnn.nnn.nnn.nnn option: gateway parameter: value: numerical string gateway address for network: nnn.nnn.
NetBootLoader VMP2 PA S S W D FUNCTION: SYNTAX: Set the telnet password passwd [-f | -d] where: passwd -f -d DESCRIPTION: USAGE: command option: if password is not known option: disable disable telnet login (remote access) To set the password for telnet sessions with the NetBootLoader the command “passwd” is used.
VMP2 NetBootLoader PCI FUNCTION: SYNTAX: DESCRIPTION: Display PCI information pci The command “pci” is used to display detailed information on all detected PCI devices. The bus number, device number, function number, vendor, and device ID’s are displayed together with the configured base addresses and the assigned IRQ number.
NetBootLoader VMP2 PF DESCRIPTION: To set or display the operational parameters for the available serial interfaces the command “pf” is used. At startup the settings for the “TERM” and “SER0” interfaces are always set to the default values (9600/8/n/1). This is to avoid a possible system lockout. If other settings are required during operation of the NetBootLoader they may be made. If changes are made, it must be ensured that corresponding parameters are used for the operator consle.
VMP2 NetBootLoader PING FUNCTION: SYNTAX: Verify operability of the Ethernet interface ping [-c ] [-s ] … [-w ] where: ping -c -s -w DESCRIPTION: command parameter: value: numerical string IP address of target: nnn.nnn.nnn.nnn option: count parameter: value: numeric: “[n ... ]n” number of packets to send option: size parameter: value: numeric: “[n ... ]n”: bytes size of packet to send option: wait parameter: value: numeric: “[n ...
NetBootLoader VMP2 PUT FUNCTION: SYNTAX: Upload contents of the data buffer to the ftp server. put where: put DESCRIPTION: command parameter: string file name to be used for contents of data buffer to be uploaded To upload the contents of the data buffer to a file on an ftp server, the command “put” is used. The file indicated by the parameter “” is created on the server. In the event that a file with this name already exists, its contents will be overwritten.
VMP2 NetBootLoader RS DESCRIPTION: To permit the operator to force a restart of the system, the command “rs” is used. This command terminates the NetBootLoader command interpreter and resets the entire system, generating a system reset with the onboard watchdog. If this command is issued over a remote telnet connection, the telnet session is terminated prior to the generation of the reset.
NetBootLoader VMP2 SL FUNCTION: SYNTAX: Download Motorola S-Records to data buffer sl [-o[=]] [-u] where: sl -o command option: offset parameter: value: hexadecimal: unsigned offset to be subtracted from each record's address -u DESCRIPTION: option: upper With the command “sl” Motorola S-Records are downloaded to the data buffer and the record addresses modified accordingly as required for SDRAM operation (for copying to 0x0).
VMP2 VMP1-IO1 Module (Optional) Appendix A VMP1-IO1 Module (Optional) ID 24855, Rev.
VMP2 VMP1-IO1 Module (Optional) This page was intentionally left blank. Page A - 2 © 2002 PEP Modular Computers GmbH ID 24855, Rev.
VMP2 VMP1-IO1 Module (Optional) A. VMP1-IO1 Module (Optional) Note... Although named as the VMP1-IO1 module, this module is also suitable for use with the VMP2. A.1 Overview The PEP VMP1-IO1 module has been designed to provide the VMP2 user with an effective gateway to the world of PMC modules. This additional capability opens up the broadest range of expansion possibilities. PMC modules are renowned for their flexibility and versatility of use.
VMP2 VMP1-IO1 Module (Optional) A.2 Board Interfaces PCI Expansion Connector The PCI expansion connectors CON2/CON3 provides all the necessary signals for data transfer as defined by PCI Specification Rev. 2.1. PMC Interface The PMC interface provides an easy way to extend the VMP2 via the wide array of interfaces and functions which are available on PMC modules produced by the entire range of PMC vendors.
VMP2 VMP1-IO1 Module (Optional) A.3 Board Layout The VMP1-IO1 has two onboard connectors (CON9 and CON10) which provide all the PCI signals and the power supply for the PMC module. Figure A-1: Board Layout (Front View) 1 2 1 2 MAGNIFIED 63 DC/DC 1 2 ID 24855, Rev.
VMP2 VMP1-IO1 Module (Optional) A.4 VMP1-IO1 Front Panel Figure A-2: VMP1-IO1 Front Panel VMP1-IO1 The VMP1-IO1 front panel is provided with a window for the insertion of a PMC module bezel. Page A - 6 © 2002 PEP Modular Computers GmbH ID 24855, Rev.
VMP2 VMP1-IO1 Module (Optional) A.5 Technical Specifications Table A-1: VMP1-IO1 Specifications VMP1-IO1 Specifications PCI-Standard Compliant with PCI 2.1 Signaling Voltage PMC-Side: 5V signaling Connectors PMC Jn1 (CON4) and Jn2 (CON5) connectors Mechanical Compliance IEEE 1101.10 CMC IEEE P1386/Draft 2.
VMP2 VMP1-IO1 Module (Optional) A.6 Board Installation In order to keep the installation process as simple and easy as possible please follow the recommended order of work: 1. Instal the PMC module on the VMP1-IO1 2. Instal the package, VMP1-IO1 plus PMC module, on the baseboard (in this case the VMP2) ESD Equipment! Your carrier board and PMC module contain electrostatically sensitive devices.
VMP2 VMP1-IO1 Module (Optional) Figure A-3: Installation Diagrams PMC module VMP1-IO1 Front Panel 2 1 VMP1-IO1 PMC bezel 10mm stand-off 3 4 *M2.5 *6mm screws ID 24855, Rev.
VMP2 VMP1-IO1 Module (Optional) A.7 Pinouts A.7.
VMP2 VMP1-IO1 Module (Optional) A.7.2 Jn2 (CON5) Pin Assignment Table A-3: Jn2, 32-bit PCI Pin Number Signal Name Signal Name Pin Number 1 +12V TRST# 2 3 TMS TDO 4 5 TDI Ground 6 7 Ground PCI-RSVD* 8 9 PCI-RSVD* PCI-RSVD* 10 11 BUSMODE2# +3.3V 12 13 RST# BUSMODE3# 14 15 3.3V BUSMODE4# 16 17 PCI-RSVD* Ground 18 19 AD[30] AD[29] 20 21 Ground AD[26] 22 23 AD[24] +3.3V 24 25 IDSEL AD[23] 26 27 +3.
VMP2 VMP1-IO1 Module (Optional) A.8 Jumper Setting The jumper settings of the IO1 module depend on the module’s position relative to the VMP2 and other modules, if any (please see Figure A4 below).
VMP2 VMP1-Post (Optional) Appendix B VMP1-Post (Optional) ID 24855, Rev.
VMP2 VMP1-Post (Optional) This page was intentionally left blank. Page B - 2 © 2002 PEP Modular Computers GmbH ID 24855, Rev.
VMP2 VMP1-Post (Optional) B. VMP1-Post (Optional) Note... Although named as the VMP1-IO1 module, this module is also suitable for use with the VMP2. Board Description The VMP1-Post is an optionally available tool which is used for hardware and software debugging. During the startup process of the VMP2 it provides the user with information about the status of the boot process by means of a message code similar to the post codes on the Intel PC.
VMP2 VMP1-Post (Optional) Board Diagrams Figure B-1: Plan and Profile Views of VMP1-Post Module PLAN 1 Number Display PROFILE NUMBER DISPLAY Higher Power Lower Power Page B - 4 © 2002 PEP Modular Computers GmbH ID 24855, Rev.
VMP2 Optoisolation RS485 Module (Optional) Appendix C Optoisolation RS485 Module (Optional) ID 24855, Rev.
VMP2 Optoisolation RS485 Module (Optional) This page was intentionally left blank. Page C - 2 © 2002 PEP Modular Computers GmbH ID 24855, Rev.
VMP2 Optoisolation RS485 Module (Optional) C. Optoisolation RS485 Module (Optional) Board description On the VMP2 it is possible to utilize a transition module which provides optoisolated RS485 functionality (half and full duplex). Users who require an optoisolated version of the VMP2 are supplied with a customized VMP2 on which the standard RJ45 connector is omitted and also with this module which comes with a substitute RJ45 connector routed through optoisolation circuitry on the module.
VMP2 Optoisolation RS485 Module (Optional) This page was intentionally left blank. Page C - 4 © 2002 PEP Modular Computers GmbH ID 24855, Rev.
VMP2 JTAG Subsystem Appendix D JTAG Subsystem ID 24855, Rev.
VMP2 JTAG Subsystem This page was intentionally left blank. Page D - 2 © 2002 PEP Modular Computers GmbH ID 24855, Rev.
VMP2 JTAG Subsystem D. JTAG Subsystem Description All the JTAG capable devices on the VMP2 can be accessed through the onboard JTAG chain. The factory setting of the chain is such that only the onboard logic is in the chain. If it is required to access the Processor via the JTAG chain a different setting must be used (some resistors must be reset). The following picture illustrates the construction of the JTAG chain. Figure D-1: JTAG Chain Illustration 3.
VMP2 JTAG Subsystem If EMULATOR access to the MPC8245 is required it must be ensured that R94 and R183 are set and also that R104 and R180 are removed (all resistors are 0R).
VMP2 CP320-TR1 (Optional) Appendix E CP320-TR1 (Optional) ID 24855, Rev.
VMP2 CP320-TR1 (Optional) This page was intentionally left blank. Page E - 2 © 2002 PEP Modular Computers GmbH ID 24855, Rev.
VMP2 CP320-TR1 (Optional) E. CP320-TR1 (Optional) Board Description On the CP321 it is possible to utilize a transition module which provides optoisolated RS485 functionality either half or full duplex where half duplex is the default.
VMP2 CP320-TR1 (Optional) Table E-3: CP320-TR1 Jumper Settings FUNCTION JUMPER SETTING J1 J2 120 ohm termination, full-duplex Set Set 120 ohm termination, half-duplex Set Open Open Open No termination Page E - 4 © 2002 PEP Modular Computers GmbH ID 24855, Rev.
VMP2 CP320-TR2 (Optional) Appendix F CP320-TR2 (Optional) ID 24855, Rev.
CP320-TR2 (Optional) VMP2 This page was intentionally left blank. Page F - 2 © 2002 PEP Modular Computers GmbH ID 24855, Rev.
VMP2 CP320-TR2 (Optional) F. CP320-TR2 (Optional) Board description On the CP321 it is possible to utilize a transition module which provides optoisolated RS232 functionality for the SER0-Interface. All signals for utilizing hardware handshake protocol are available in optoisolated form.
CP320-TR2 (Optional) VMP2 Figure F-1: View of Underside of CP320-TR2 Module Serial Port Pinout Table F-1: Serial Port Pinout RS232 Pin Signal 1 NC 2 RTS 3 ISO-GND 4 TxD 5 RxD 6 NC 7 CTS 8 DTR CON3 CON6 RJ45 (Serial) Please note that this diagram is not to scale with other board diagrams Page F - 4 © 2002 PEP Modular Computers GmbH ID 24855, Rev.
VMP2 PMC-HDD1 Module (Optional) Appendix G PMC-HDD1 Module (Optional) ID 24855, Rev.
PMC-HDD1 Module (Optional) VMP2 This page was intentionally left blank. Page G - 2 © 2002 PEP Modular Computers GmbH ID 24855, Rev.
VMP2 PMC-HDD1 Module (Optional) G. PMC-HDD1 Module (Optional) Board description The PMC-HDD1 provides the PEP PowerPC-based CPU boards with a cost-effective way to add substantial mass storage capacity. It is designed to connect a 2.5” IDE hard disk drive to the PCI bus of those boards. It is based on the silicon image IDE controller SiI0680, which provides the interface between the 32 bit wide, 33 MHz PCI bus and a standard IDE hard disk drive.
PMC-HDD1 Module (Optional) VMP2 Table G-1: Pinout of the PMC Connectors PN1/JN1 (CON1) PN2/JN2 (CON2) Pin # Signal Name Signal Name Pin # Pin # Signal Name Signal Name Pin # 1 Signal -12V 2 1 +12V Signal 2 3 Ground Signal 4 3 Signal Signal 4 5 Signal Signal 6 5 Signal Ground 6 7 BUSMODE1# +5V 8 7 Ground Signal 8 9 Signal Signal 10 9 Signal Signal 10 11 Ground Signal 12 11 BUSMODE2# +3.
VMP2 PMC-HDD1 Module (Optional) Table G-2: IDE Hard Disk Drive Connector Pinout Pin Number 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 ID 24855, Rev.
PMC-HDD1 Module (Optional) VMP2 This page was intentionally left blank. Page G - 6 © 2002 PEP Modular Computers GmbH ID 24855, Rev.