Manualshelf

Data Sheet

ManualsBrandsjInvent ManualsFPGAiolinker FPGA board (UART)
28293031323334353637
iolinker Family Data Sheet
10 Ordering Information
Ordering Code Package Pin count GPIO LNK PWM Interface VCC_core
JI107-100 TQFP-100 100 60 0 0 UART 1.8 V/2.5 V/3.3 V
JI108-100 TQFP-100 100 60 0 0 SPI 1.8 V/2.5 V/3.3 V
JI109-100 TQFP-100 100 60 0 0 I2C 1.8 V/2.5 V/3.3 V
JI111-36L WLCSP-36 36 14 14 8 UART 1.2 V
JI112-36L WLCSP-36 36 14 14 8 SPI 1.2 V
JI113-36L WLCSP-36 36 14 14 8 I2C 1.2 V
JI114-36L WLCSP-36 36 14 8 14 UART 1.2 V
JI115-36L WLCSP-36 36 14 8 14 SPI 1.2 V
JI116-36L WLCSP-36 36 14 8 14 I2C 1.2 V
JI111-81L WLCSP-81 81 49 49 10 UART 1.2 V
JI112-81L WLCSP-81 81 49 49 10 SPI 1.2 V
JI113-81L WLCSP-81 81 49 49 10 I2C 1.2 V
JI114-81L WLCSP-81 81 49 10 49 UART 1.2 V
JI115-81L WLCSP-81 81 49 10 49 SPI 1.2 V
JI116-81L WLCSP-81 81 49 10 49 I2C 1.2 V
JI117-256 CABGA-256 256 192 0 0 UART 2.5 V/3.3 V
JI118-256 CABGA-256 256 192 0 0 SPI 2.5 V/3.3 V
JI119-256 CABGA-256 256 192 0 0 I2C 2.5 V/3.3 V
Table 24: iolinker versions
VCCIO for all chips is 1.14 to 3.465V.
c
2017 jInvent. The specifications and information herein are subject to change without notice.
www.jinvent.de Page 32 iolinker introduction