Data Sheet

ManualsBrandsjInvent ManualsFPGAiolinker FPGA board (UART)

iolinker Family Data Sheet

9.3 WLCSP-81

Pin Designation Note Pin Designation Note

A1 GND – E6 P22 GPIO

A2 IN1 Slave address[0] LSB E7 P23 GPIO

A3 IN2 Slave address[1] E8 P24 GPIO

A4 VCCIO – E9 VCC –

A5 IN3 Slave address[2] F1 P25 GPIO

A6 IN4 Slave address[3] F2 P26 GPIO

A7 P1 GPIO / TDI F3 VCC –

A8 P2 GPIO F4 P27 GPIO

A9 GND – F5 P28 GPIO

B1 P3 GPIO / DONE F6 P29 GPIO

B2 P4 GPIO F7 P30 GPIO

B3 P5 GPIO F8 P31 GPIO

B4 P6 GPIO F9 VCCIO –

B5 P7 GPIO G1 COM4 NC

4

,

SPI SS

5

,

NC

6

B6 CLK Optional G2 P32 GPIO

B7 P8 GPIO / TDO G3 P33 GPIO

B8 IN5 Slave address[4] G4 P34 GPIO

B9 IN6 Slave address[5] G5 GND –

C1 P9 GPIO / INITN G6 VCCIO –

C2 P10 GPIO / PROGRAMN G7 P35 GPIO

C3 IN7 Slave address[6] MSB G8 P36 GPIO

C4 VCC – G9 P37 GPIO

C5 VCCIO – H1 COM2 UART RX

4

,

SPI MOSI

5

,

NC

6

C6 EN Chip enable, pull low

to activate

H2 P38 GPIO

C7 VCCIO – H3 P39 GPIO

C8 INT Interrupt output H4 P40 GPIO

C9 VCCIO – H5 P41 GPIO

D1 VCC – H6 P42 GPIO

Table 21: Pin description WLCSP-81

c

 2017 jInvent. The speciﬁcations and information herein are subject to change without notice.

www.jinvent.de Page 24 iolinker introduction