Wiring Diagram

Jiangsu JWT Electronics Shares CO.,Ltd.
21 / 45
R
6
RX_FIFO_RD_PTR[
6]
R/W
RX FIFO Read the highest bit of the
pointer,when
fifo_share_en=1 valid
0
5-0
RX_FIFO_RD_PTR[
5:0]
R/W
RX FIFO Read pointer low 6 bits
0H
Table 11-19
TX_FIFO_RD_PTR Register 0x26 default: 0x0000
Bit
Name
R/W Description
Default
15
TXFIFO_CLR_W_PT
R
R/W 1: Empty TX FIFO to write a pointer
0
14
TX_FIFO_WR_PTR[
6]
R/W
TX FIFO Write the highest bit of the
pointer, when
fifo_share_en=1 valid
0
13-8
TX_FIFO_WR_PTR[
5:0]
R/W TX FIFO Write down 6 bits
0
7
TXFIFO_CLR_R_PT
R
R/W 1: Empty RX FIFO read pointer
0
6
TX_FIFO_RD_PTR[
6]
R/W
TX FIFO Read the highest bit of the
pointer,when
fifo_share_en=1 valid
0
5-0
TX_FIFO_RD_PTR[
5:0]
R/W
TX FIFO Write down 6 bits
0H
Table 11-20
TX_FIFO_REG Register 0x27 default: 0x0000
Bit
Name
R/W
Description
Default
15-0
TX_FIFO_REG
R/W
MCU write FIFO Data interface
0000H
Table 11-21
RX_FIFO_REG Register 0x28 default: 0x0000
Bit
Name
R/W
Description
Default
15-0
RX_FIFO_REG
R/W
MCU read FIFO Data interface
0000H
Table 11-22