Datasheet

Datasheet 35
Package Mechanical Specifications and Pin Information
Figure 4. 4-MB and Fused 2-MB Micro-FCPGA Processor Package Drawing (Sheet 2 of 2)