Technical Product Specification

Intel® Server Board S1600JP TPS Product Architecture Overview
Figure 18. Integrated BMC Functional Block Diagram
The Integrated BMC is provided by an embedded ARM9 controller and associated peripheral
functionality that is required for IPMI-based server management. Firmware usage of these
hardware features is platform dependent.
The following is a summary of the Integrated BMC management hardware features that
comprise the BMC:
 400MHz 32-bit ARM9 processor with memory management unit (MMU)
 Two independent 10/100/1000 Ethernet Controllers with RMII/RGMII support
 DDRII/III 16-bit interface with up to 800 MHz operation
 12 10-bit ADCs
 16 fan tachometers
 Eight Pulse Width Modulators (PWM)
 Chassis intrusion logic
 JTAG Master
 Eight I
2
C interfaces with master-slave and SMBus* timeout support. All interfaces are
SMBus* 2.0 compliant.
 Parallel general-purpose I/O Ports (16 direct and 32 shared)
Revision 1.9 31