Intel Server Board S2400BB

ManualsBrandsIntel ManualsOtherIntel Server System R1208BB4DC

Intel® Server Board S2400BB TPS

Revision 2.0

3.2 Processor Functions Overview

With the release of the Intel

Xeon

processor E5-2400 product family, several key system components,

including the CPU, Integrated Memory Controller (IMC), and Integrated IO Module (IIO), have been combined

into a single processor package and feature per socket; one Intel

QuickPath Interconnect point-to-point links

capable of up to 8.0 GT/s, up to 24 lanes of Gen 3 PCI Express* links capable of 8.0 GT/s, and 4 lanes of

DMI2/PCI Express* Gen 2 interface with a peak transfer rate of 5.0 GT/s. The processor supports up to 46 bits

of physical address space and 48-bit of virtual address space.

The following sections will provide an overview of the key processor features and functions that help to define

the architecture, performance and supported functionality of the server board. For more comprehensive

processor specific information, refer to the Intel

Xeon

processor E5-2400 product family documents listed in

the Reference Documents list.

Processor Core Features:

• Up to 8 execution cores (Intel

Xeon

processor E5-2400 product family)

• Up to 10 execution cores (Intel

Xeon

processor E5-2400 v2 product family)

• Each core supports two threads (Intel

Hyper-Threading Technology)

• 46-bit physical addressing and 48-bit virtual addressing

• 1 GB large page support for server applications

• A 32-KB instruction and 32-KB data first-level cache (L1) for each core

• A 256-KB shared instruction/data mid-level (L2) cache for each core

• Up to 20 MB last level cache (LLC): up to 2.5 MB per core instruction/data last level cache (LLC),

shared among all cores

Supported Technologies:

• Intel

Virtualization Technology (Intel® VT)

• Intel

Virtualization Technology for Directed I/O (Intel® VT-d)

• Intel

Virtualization Technology “Sandy Bridge” Processor Extensions

• Intel

Trusted Execution Technology (Intel® TXT)

• Intel

64 Architecture

• Intel

Streaming SIMD Extensions 4.1 (Intel® SSE4.1)

• Intel

Streaming SIMD Extensions 4.2 (Intel® SSE4.2)

• Intel

Advanced Vector Extensions (Intel® AVX)

• Intel

Hyper-Threading Technology

• Execute Disable Bit

• Intel

Turbo Boost Technology

• Intel

Intelligent Power Technology

• Enhanced Intel

SpeedStep Technology

3.2.1 Intel

QuickPath Interconnect

The Intel

QuickPath Interconnect (QPI) is a high speed, packetized, point-to-point interconnect used in the

processor. The narrow high-speed links stitch together processors in distributed shared memory and integrated

I/O platform architecture. It offers much higher bandwidth with low latency. The Intel

QuickPath Interconnect

has an

efficient

architecture

allowing more interconnect performance to be achieved in real systems. It has a

snoop protocol optimized for low latency and high scalability, as well as packet and lane structures enabling

quick completions of transactions. Reliability, availability, and serviceability features (RAS) are built into the

architecture.

The physical connectivity of each interconnect link is made up of twenty differential signal pairs plus a

differential forwarded clock. Each port supports a link pair consisting of two uni-directional links to complete the