Manualshelf

Datasheet

ManualsBrandsIntel Manualscomputer componentsGG8067401635553
581582583584585586587588589590
Intel® Management Engine Subsystem Registers (D22:F[3:0])
Intel® Xeon® Processor D-1500 Product Family 587
Datasheet - Volume 1 of 4: Integrated Platform Controller Hub
March 2015
17.3.2.6 IDESCOR1—IDE Sector Count Out Register Device 1 Register (IDER—
D22:F2)
Address Offset: 02h Attribute: R/W
Default Value: 00h Size: 8 bits
This register is read by the HOST interface if DEV = 1. Intel Server Platform Services
Firmware writes to this register at the end of a command of the selected device.
When the host writes to this address, the IDE Sector Count In Register (IDESCIR), this
register is updated.
17.3.2.7 IDESCOR0—IDE Sector Count Out Register Device 0 Register (IDER—
D22:F2)
Address Offset: 02h Attribute: R/W
Default Value: 00h Size: 8 bits
This register is read by the HOST interface if DEV = 0. Intel Server Platform Services
Firmware writes to this register at the end of a command of the selected device.
When the host writes to this address, the IDE Sector Count In Register (IDESCIR), this
register is updated.
17.3.2.8 IDESNOR0—IDE Sector Number Out Register Device 0 Register
(IDER—D22:F2)
Address Offset: 03h Attribute: R/W
Default Value: 00h Size: 8 bits
This register is read by the Host if DEV = 0. Intel Server Platform Services Firmware
writes to this register at the end of a command of the selected device.
When the host writes to the IDE Sector Number In Register (IDESNIR), this register is
updated with that value.
17.3.2.9 IDESNOR1—IDE Sector Number Out Register Device 1 Register
(IDER—D22:F2)
Address Offset: 03h Attribute: R/W
Default Value: 00h Size: 8 bits
This register is read by the Host if DEV = 1. Intel Server Platform Services Firmware
writes to this register at the end of a command of the selected device.
Bit Description
7:0 IDE Sector Count Out Dev1 (ISCOD1) — R/W. Sector Count register for Slave Device (that is,
Device 1)
Bit Description
7:0 IDE Sector Count Out Dev0 (ISCOD0) — R/W. Sector Count register for Master Device (that is,
Device 0).
Bit Description
7:0 IDE Sector Number Out DEV 0 (IDESNO0) — R/W. Sector Number Out register for Master
device.