Datasheet

ManualsBrandsIntel ManualsOtherIntel Xeon Processor E3-1275

Document Number: 324971-002

Intel

Xeon

Processor E3-1200 Family

Datasheet, Volume 2

This is Volume 2 of 2

June 2011

Summary of content (300 pages)

PAGE 1
Intel® Xeon® Processor E3-1200 Family Datasheet, Volume 2 This is Volume 2 of 2 June 2011 Document Number: 324971-002
PAGE 2
INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL ® PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.
PAGE 3
Contents 1 Introduction ............................................................................................................ 11 2 Processor Configuration Registers ........................................................................... 13 2.1 Register Terminology ......................................................................................... 13 2.2 PCI Devices and Functions on Processor ............................................................... 14 2.3 System Address Map .......
PAGE 4
2.6 4 2.5.9 SID—Subsystem Identification Register ..................................................54 2.5.10 PXPEPBAR—PCI Express Egress Port Base Address Register .......................55 2.5.11 MCHBAR—Host Memory Mapped Register Range Base Register ..................56 2.5.12 GGC—GMCH Graphics Control Register Register .......................................57 2.5.13 DEVEN—Device Enable Register.............................................................59 2.5.
PAGE 5
2.7 2.8 2.9 2.10 2.6.25 PM_CAPID1—Power Management Capabilities Register ........................... 106 2.6.26 PM_CS1—Power Management Control/Status Register............................ 107 2.6.27 SS_CAPID—Subsystem ID and Vendor ID Capabilities Register................ 108 2.6.28 SS—Subsystem ID and Subsystem Vendor ID Register........................... 109 2.6.29 MSI_CAPID—Message Signaled Interrupts Capability ID Register ............. 109 2.6.30 MC—Message Control Register .......................
PAGE 6
2.11 2.12 6 2.10.4 PCISTS6—PCI Status Register ............................................................. 149 2.10.5 RID6—Revision Identification Register .................................................. 151 2.10.6 CC6—Class Code Register ................................................................... 151 2.10.7 CL6—Cache Line Size Register ............................................................. 152 2.10.8 HDR6—Header Type Register ..........................................................
PAGE 7
2.13 2.14 2.15 2.16 2.17 2.18 2.12.9 DMIVC1RCTL—DMI VC1 Resource Control Register ................................ 194 2.12.10 DMIVC1RSTS—DMI VC1 Resource Status Register ................................. 195 2.12.11 DMIVCPRCAP—DMI VCp Resource Capability Register............................. 195 2.12.12 DMIVCPRCTL—DMI VCp Resource Control Register ................................ 196 2.12.13 DMIVCPRSTS—DMI VCp Resource Status Register ................................. 197 2.12.
PAGE 8
2.19 2.20 2.21 8 2.18.5 GSTS_REG—Global Status Register ...................................................... 235 2.18.6 RTADDR_REG—Root-Entry Table Address Register ................................. 236 2.18.7 CCMD_REG—Context Command Register .............................................. 237 2.18.8 FSTS_REG—Fault Status Register ........................................................ 239 2.18.9 FECTL_REG—Fault Event Control Register ............................................. 241 2.18.
PAGE 9
2.21.16 2.21.17 2.21.18 2.21.19 2.21.20 2.21.21 2.21.22 2.21.23 2.21.24 2.21.25 2.21.26 2.21.27 2.21.28 2.21.29 PLMLIMIT_REG—Protected Low-Memory Limit Register ........................... 290 PHMBASE_REG—Protected High-Memory Base Register .......................... 291 PHMLIMIT_REG—Protected High-Memory Limit Register ......................... 292 IQH_REG—Invalidation Queue Head Register ........................................ 293 EG—Invalidation Queue Tail Register .....................................
PAGE 10
Revision History Revision Number 001 Description Initial release • • 002 • Revision Date April 2011 Updated DSTS-Device Status Register (B/D/F/Type: 0/1/0/PCI) Added four registers to Section 2.13, MCHBAR Registers in Memory Controller – Channel 0. Added four registers to Section 2.
PAGE 11
Introduction 1 Introduction This is Volume 2 of the Datasheet for the following products: • Intel® Xeon® processor E3-1200 family The processor contains one or more PCI devices within a single physical component. The configuration registers for these devices are mapped as devices residing on the PCI Bus assigned for the processor socket. This document describes these configuration space registers or device-specific control and status registers (CSRs) only.
PAGE 12
Introduction 12 Datasheet, Volume 2
PAGE 13
Processor Configuration Registers 2 Processor Configuration Registers This chapter contains the following: • Register terminology • PCI Devices and Functions on processor • System address map • Processor register introduction • Detailed register bit descriptions 2.1 Register Terminology Table 2-1 shows the register-related terminology and register attributes that are used in this document. Attribute modifiers are listed in Table 2-2. Table 2-1.
PAGE 14
Processor Configuration Registers Table 2-2. Register Attribute Modifiers Attribute Modifier Applicable Attribute Description RO (w/ -V) RW S RW1C Sticky: These bits are only re-initialized to their default value by a "Power Good Reset". Note: Does not apply to RO (constant) bits. RW1S -K RW RW -L WO RW -O WO -FW RO RO -V RW 2.
PAGE 15
Processor Configuration Registers 2.3 System Address Map The processor supports 512 GB (39 bit) of addressable memory space and 64 KB+3 of addressable I/O space. This section focuses on how the memory space is partitioned and what the separate memory regions are used for. I/O address space has simpler mapping and is explained near the end of this section. The processor supports PEG port upper prefetchable base/limit registers. This allows the PEG unit to claim I/O accesses above 32 bit.
PAGE 16
Processor Configuration Registers The Address Map includes a number of programmable ranges: • Device 0 — PXPEPBAR – PxP egress port registers. (4 KB window) — MCHBAR – Memory mapped range for internal MCH registers. (32 KB window) — DMIBAR – This window is used to access registers associated with the processor/PCH Serial Interconnect (DMI) register memory range. (4 KB window) — GGC.GMS – Graphics Mode Select.
PAGE 17
Processor Configuration Registers Figure 2-1 represents system memory address map in a simplified form. Figure 2-1. System Address Range Example PHYSICAL MEMORY (DRAM CONTROLLER VIEW) HOST/SYSTEM VIEW 512 GB PCI Memory Add.
PAGE 18
Processor Configuration Registers 2.3.1 Legacy Address Range This area is divided into the following address regions: • 0–640 KB – DOS Area • 640–768 KB – Legacy Video Buffer Area • 768–896 KB in 16 KB sections (total of 8 sections) – Expansion Area • 896–960 KB in 16 KB sections (total of 4 sections) – Extended System BIOS Area • 960 KB–1 MB Memory – System BIOS Area Figure 2-2.
PAGE 19
Processor Configuration Registers 2.3.1.2 Legacy Video Area (A_0000h–B_FFFFh) The legacy 128 KB VGA memory range, frame buffer, (000A_0000h–000B_FFFFh) can be mapped to IGD (Device 2), to PCI Express (Device 1 or Device 6), and/or to the DMI Interface. The appropriate mapping depends on which devices are enabled and the programming of the VGA steering bits. Based on the VGA steering bits, priority for VGA mapping is constant. The processor always decodes internally mapped devices first.
PAGE 20
Processor Configuration Registers 2.3.1.3 PAM (C_0000h–F_FFFFh) The 13 sections from 768 KB to 1 MB comprise what is also known as the PAM Memory Area. Each section has Read enable and Write enable attributes. The PAM registers are mapped in Device 0 configuration space. • ISA Expansion Area (C_0000h–D_FFFFh) • Extended System BIOS Area (E_0000h–E_FFFFh) • System BIOS Area (F_0000h–F_FFFFh) The processor decodes the Core request, then routes to the appropriate destination (DRAM or DMI).
PAGE 21
Processor Configuration Registers 2.3.2.1 ISA Hole (15 MB–16 MB) The ISA Hole is enabled in the Legacy Access Control Register in Device 0 configuration space. If no hole is created, the processor will route the request to DRAM. If a hole is created, the processor will route the request to DMI, since the request does not target DRAM. Graphics translated requests to the range will always route to DRAM. 2.3.2.
PAGE 22
Processor Configuration Registers for managing DMA accesses to addresses above 4 GB. DMA-remapping hardware implementations on platforms supporting Intel TXT are required to support protected high-memory region6, if the platform supports main memory above 4 GB. Once the protected low/high memory region registers are configured, bus master protection to these regions is enabled through the Protected Memory Enable register.
PAGE 23
Processor Configuration Registers 2.3.2.6 GFX Stolen Spaces 2.3.2.6.1 GTT Stolen Space (GSM) GSM is allocated to store the GFX translation table entries. GSM always exists regardless of VT-d as long as internal GFX is enabled. This space is allocated to store accesses as page table entries are getting updated through virtual GTTMMADR range. Hardware is responsible to map PTEs into this physical space. Direct accesses to GSM are not allowed, only hardware translations and fetches can be directed to GSM.
PAGE 24
Processor Configuration Registers There are sub-ranges within the PCI Memory address range defined as APIC Configuration Space, MSI Interrupt Space, and High BIOS Address Range. The exceptions listed above for internal graphics and the PCI Express ports MUST NOT overlap with these ranges. Figure 2-4.
PAGE 25
Processor Configuration Registers 2.3.3.1 APIC Configuration Space (FEC0_0000h–FECF_FFFFh) This range is reserved for APIC configuration space. The I/O APIC(s) usually reside in the PCH portion of the chip-set, but may also exist as stand-alone components like PXH. The IOAPIC spaces are used to communicate with IOAPIC interrupt controllers that may be populated in the system.
PAGE 26
Processor Configuration Registers 2.3.4 Main Memory Address Space (4 GB to TOUUD) The processor supports 39-bit addressing. The maximum main memory size supported is 32 GB total DRAM memory. A hole between TOLUD and 4 GB occurs when main memory size approaches 4 GB or larger. As a result, TOM, and TOUUD registers and REMAPBASE/REMAPLIMIT registers become relevant. The remap configuration registers exist to remap lost main memory space.
PAGE 27
Processor Configuration Registers 2.3.4.1 Memory Re-claim Background The following are examples of Memory Mapped IO devices that are typically located below 4 GB: • High BIOS • TSEG • GFX stolen • GTT stolen • XAPIC • Local APIC • MSI Interrupts • Mbase/Mlimit • Pmbase/PMlimit • Memory Mapped IO space that supports only 32B addressing The processor provides the capability to re-claim the physical memory overlapped by the Memory Mapped IO logical address space.
PAGE 28
Processor Configuration Registers 2.3.4.3 Memory Remapping An incoming address (referred to as a logical address) is checked to see if it falls in the memory re-map window. The bottom of the re-map window is defined by the value in the REMAPBASE register. The top of the re-map window is defined by the value in the REMAPLIMIT register. An address that falls within this window is remapped to the physical memory starting at the address defined by the TOLUD register. The TOLUD register must be 1 MB aligned.
PAGE 29
Processor Configuration Registers Case 1 – Less than 4 GB of Physical Memory (no remap) Figure 2-5.
PAGE 30
Processor Configuration Registers Case 2 – Greater than 4 GB of Physical Memory Figure 2-6. Case 2 – Greater than 4 GB of Physical Memory PHYSICAL MEMORY (DRAM CONTROLLER VIEW) HOST/SYSTEM VIEW 512 GB High PCI Memory Add.
PAGE 31
Processor Configuration Registers The Remap window is inclusive of the Base and Limit addresses. In the decoder A[19:0] of the Remap Base Address are assumed to be 0s. Similarly, A[19:0] of the Remap Limit Address are assumed to be Fhs. Thus, the bottom of the defined memory range will be aligned to a megabyte boundary and the top of the defined range will be one less than a MB boundary.
PAGE 32
Processor Configuration Registers Implementation Notes • Remap applies to transactions from all interfaces. All upstream PEG/DMI transactions that are snooped get remapped. • Upstream PEG/DMI transactions that are not snooped (“Snoop not required” attribute set) get remapped. • Upstream reads and writes above TOUUD are treated as invalid cycles. • Remapped addresses remap starting at TOLUD. They do not remap starting at TSEG_BASE.
PAGE 33
Processor Configuration Registers 2.3.6 PCI Express* Graphics Attach (PEG) The processor can be programmed to direct memory accesses to a PCI Express interface. When addresses are within either of two ranges specified using registers in each PEG(s) configuration space. • The first range is controlled using the Memory Base Register (MBASE) and Memory Limit Register (MLIMIT) registers.
PAGE 34
Processor Configuration Registers 2.3.7 Graphics Memory Address Ranges The MCH can be programmed to direct memory accesses to IGD when addresses are within any of five ranges specified using registers in the processor Device 2 configuration space. 1. The Graphics Memory Aperture Base Register (GMADR) is used to access graphics memory allocated using the graphics translation table. 2.
PAGE 35
Processor Configuration Registers 2.3.8 System Management Mode (SMM) Unlike FSB platforms, the Core handles all SMM mode transaction routing. Also, the platform no longer supports HSEG. The processor will never allow I/O devices access to CSEG/TSEG/HSEG ranges. DMI Interface and PCI Express masters are not allowed to access the SMM space. Table 2-3. SMM regions SMM Space Enabled 2.3.
PAGE 36
Processor Configuration Registers 2.3.11 I/O Address Space The system agent generates either DMI Interface or PCI Express* bus cycles for all processor I/O accesses that it does not claim. Configuration Address Register (CONFIG_ADDRESS) and the Configuration Data Register (CONFIG_DATA) are used to generate PCI configuration space access. The processor allows 64 KB+3 bytes to be addressed within the I/O space.
PAGE 37
Processor Configuration Registers The processor also forwards accesses to the Legacy VGA I/O ranges according to the settings in the PEG configuration registers BCTRL (VGA Enable) and PCICMD (IOAE), unless a second adapter (monochrome) is present on the DMI Interface/PCI (or ISA). The presence of a second graphics adapter is determined by the MDAP configuration bit. When MDAP is set, the processor will decode legacy monochrome I/O ranges and forward them to the DMI Interface.
PAGE 38
Processor Configuration Registers DMI Interface Accesses to the Processor that Cross Device Boundaries The processor does not support transactions that cross device boundaries. This should never occur because PCI Express transactions are not allowed to cross a 4 KB boundary. For reads, the processor will provide separate completion status for each naturallyaligned 64 byte block or, if chaining is enabled, each 128 byte block.
PAGE 39
Processor Configuration Registers • VCm accesses — See the DMI2 specification for TC mapping to VCm. VCm access only map to ME stolen DRAM. These transactions carry the direct physical DRAM address (no redirection or remapping of any kind will occur). This is how the PCH Manageability engine accesses its dedicated DRAM stolen space. — DMI block will decode these transactions to ensure only ME stolen memory is targeted, and abort otherwise. — VCm transactions will only route non-snoop.
PAGE 40
Processor Configuration Registers 2.3.13.2 PCI Express* Interface Decode Rules All “SNOOP semantic” PCI Express transactions are kept coherent with processor caches. All “Snoop not required semantic” cycles must reference the direct DRAM address range. PCI-Express non-snoop initiated cycles are not snooped.
PAGE 41
Processor Configuration Registers Figure 2-8. PEG Upstream VC0 Memory Map Upstream Initiated VC0 Cycle Memory Map 2TB TOM = total physical DRAM 64GB REMAPLIMIT TOUUD REMAPBASE 4GB FEE0_0000 – FEEF_FFFF( MSI) GMADR TOLUD TSEG_BASE TOLUD-(Gfx Stolen)-(Gfx GTT stolen) -(TSEG) TSEG_BASE - DPR A0000-BFFFF (VGA) mem writes mem reads 2.3.13.3 peer write (if matching PEG range else invalid) Invalid transaction mem writes mem reads Route based on SNR bit. Route based on SNR bit.
PAGE 42
Processor Configuration Registers Accesses to the VGA memory range are directed to IGD depend on the configuration. The configuration is specified by: • Internal Graphics Controller in Device 2 is enabled (DEVEN.D2EN bit 4) • Internal Graphics VGA in Device 0, function 0 is enabled through register GGC bit 1. • IGD memory accesses (PCICMD2 04 – 05h, MAE bit 1) in Device 2 configuration space are enabled.
PAGE 43
Processor Configuration Registers For regions mapped outside of the IGD (or if IGD is disabled), the legacy VGA memory range A0000h–BFFFFh is mapped either to the DMI Interface or PCI Express depending on the programming of the VGA Enable bit in the BCTRL configuration register in the PEG configuration space, and the MDAPxx bits in the Legacy Access Control (LAC) register in Device 0 configuration space. The same register controls mapping VGA I/O address ranges.
PAGE 44
Processor Configuration Registers Enable bit is not set. If the VGA enable bit is set, then accesses to I/O address range x3BCh–x3BFh are forwarded to DMI Interface. If the VGA enable bit is not set, then accesses to I/O address range x3BCh–x3BFh are treated just like any other I/O accesses. That is, the cycles are forwarded to PCI Express if the address is within IOBASE and IOLIMIT and ISA enable bit is not set; otherwise, they are forwarded to DMI Interface.
PAGE 45
Processor Configuration Registers 2.4 Processor Register Introduction The processor contains two sets of software accessible registers, accessed using the Host processor I/O address space – Control registers and internal configuration registers. • Control registers are I/O mapped into the processor I/O space, which control access to PCI and PCI Express configuration space (see Section 2.4.1).
PAGE 46
Processor Configuration Registers 2.4.1 I/O Mapped Registers The processor contains two registers that reside in the processor I/O address space— the Configuration Address (CONFIG_ADDRESS) Register and the Configuration Data (CONFIG_DATA) Register. The Configuration Address Register enables/disables the configuration space and determines what portion of configuration space is visible through the Configuration Data window. 2.
PAGE 47
Processor Configuration Registers Table 2-7.
PAGE 48
Processor Configuration Registers 2.5.1 VID—Vendor Identification Register This register, combined with the Device Identification register, uniquely identifies any PCI device. B/D/F/Type: Address Offset: Reset Value: Access: Size: 2.5.2 0/0/0/PCI 0–1h 8086h RO 16 bits Bit Attr Reset Value RST/ PWR 15:0 RO 8086h Uncore Description Vendor Identification Number (VID) PCI standard identification for Intel.
PAGE 49
Processor Configuration Registers 2.5.3 PCICMD—PCI Command Register Since Device 0 does not physically reside on PCI_A, many of the bits are not implemented. B/D/F/Type: Address Offset: Reset Value: Access: Size: BIOS Optimal Default 0/0/0/PCI 4–5h 0006h RO, RW 16 bits 00h Bit Attr Reset Value 15:10 RO 0h Reserved 0b Uncore Fast Back-to-Back Enable (FB2B) This bit controls whether or not the master can do fast back-toback write.
PAGE 50
Processor Configuration Registers B/D/F/Type: Address Offset: Reset Value: Access: Size: BIOS Optimal Default 2.5.4 0/0/0/PCI 4–5h 0006h RO, RW 16 bits 00h Bit Attr Reset Value RST/ PWR Description 2 RO 1b Uncore Bus Master Enable (BME) The processor is always enabled as a master on the backbone. This bit is hardwired to a 1. Writes to this bit position have no effect.
PAGE 51
Processor Configuration Registers B/D/F/Type: Address Offset: Reset Value: Access: Size: BIOS Optimal Default Bit 10:9 8 Datasheet, Volume 2 Attr RO RW1C 0/0/0/PCI 6–7h 0090h RO, RW1C 16 bits 00h Reset Value 00b 0b 7 RO 1b 6 RO 0h 5 RO 0b 4 RO 1b 3:0 RO 0h RST/ PWR Description Uncore DEVSEL Timing (DEVT) These bits are hardwired to "00". Writes to these bit positions have no effect. Device 0 does not physically connect to PCI_A.
PAGE 52
Processor Configuration Registers 2.5.5 RID—Revision Identification Register This register contains the revision number of Device 0. These bits are read only and writes to this register have no effect. This register contains the revision number of the processor. The Revision ID (RID) is a traditional 8-bit Read Only (RO) register located at offset 08h in the standard PCI header of every PCI/PCI Express compatible device and function.
PAGE 53
Processor Configuration Registers 2.5.6 CC—Class Code Register This register identifies the basic function of the device, a more specific sub-class, and a register-specific programming interface. B/D/F/Type: Address Offset: Reset Value: Access: Size: 2.5.7 0/0/0/PCI 9–Bh 06_0000h RO 24 bits Bit Attr Reset Value RST/ PWR Description 23:16 RO 06h Uncore Base Class Code (BCC) This is an 8-bit value that indicates the base class code for the Host Bridge device.
PAGE 54
Processor Configuration Registers 2.5.8 SVID—Subsystem Vendor Identification Register This value is used to identify the vendor of the subsystem. B/D/F/Type: Address Offset: Reset Value: Access: Size: Bit 15:0 2.5.9 Attr RW-O 0/0/0/PCI 2C–2Dh 0000h RW-O 16 bits Reset Value 0000h RST/ PWR Uncore Description Subsystem Vendor ID (SUBVID) This field should be programmed during boot-up to indicate the vendor of the system board. After it has been written once, it becomes read only.
PAGE 55
Processor Configuration Registers 2.5.10 PXPEPBAR—PCI Express Egress Port Base Address Register This is the base address for the PCI Express Egress Port MMIO Configuration space. There is no physical memory within this 4 KB window that can be addressed. The 4 KB reserved by this register does not alias to any PCI 2.3 compliant memory mapped space. On reset, the EGRESS port MMIO configuration space is disabled and must be enabled by writing a 1 to PXPEPBAREN [Device 0, offset 40h, bit 0].
PAGE 56
Processor Configuration Registers 2.5.11 MCHBAR—Host Memory Mapped Register Range Base Register This is the base address for the Host Memory Mapped Configuration space. There is no physical memory within this 32 KB window that can be addressed. The 32 KB reserved by this register does not alias to any PCI 2.3 compliant memory mapped space. On reset, the Host MMIO Memory Mapped Configuration space is disabled and must be enabled by writing a 1 to MCHBAREN [Device 0, offset 48h, bit 0].
PAGE 57
Processor Configuration Registers 2.5.12 GGC—GMCH Graphics Control Register Register All the bits in this register are Intel TXT lockable. B/D/F/Type: Address Offset: Reset Value: Access: Size: BIOS Optimal Default 0/0/0/PCI 50–51h 0028h RW-KL, RW-L 16 bits 00h Bit Attr Reset Value 15 RO 0h 14 RW-L 0b 13:10 RO 0h Reserved 0h Uncore GTT Graphics Memory Size (GGMS) This field is used to select the amount of Main Memory that is preallocated to support the Internal Graphics Translation Table.
PAGE 58
Processor Configuration Registers B/D/F/Type: Address Offset: Reset Value: Access: Size: BIOS Optimal Default 58 0/0/0/PCI 50–51h 0028h RW-KL, RW-L 16 bits 00h Bit Attr Reset Value RST/ PWR 2 RO 0h Reserved Description 1 RW-L 0b Uncore IGD VGA Disable (IVD) 0 = Enable. Device 2 (IGD) claims VGA memory and I/O cycles, the Sub-Class Code within Device 2 Class Code register is 00. 1 = Disable.
PAGE 59
Processor Configuration Registers 2.5.13 DEVEN—Device Enable Register This register allows for enabling/disabling of PCI devices and functions that are within the processor package. In the following table the bit definitions describe the behavior of all combinations of transactions to devices controlled by this register. All the bits in this register are Intel TXT Lockable.
PAGE 60
Processor Configuration Registers 2.5.14 PCIEXBAR—PCI Express Register Range Base Address Register This is the base address for the PCI Express configuration space. This window of addresses contains the 4 KB of configuration space for each PCI Express device that can potentially be part of the PCI Express Hierarchy associated with the Uncore. There is no actual physical memory within this window of up to 256 MB that can be addressed. The actual size of this range is determined by a field in this register.
PAGE 61
Processor Configuration Registers B/D/F/Type: Address Offset: Reset Value: Access: Size: BIOS Optimal Default 0/0/0/PCI 60–67h 0000_0000_0000_0000h RW, RW-V 64 bits 0000_0000_0000h Bit Attr Reset Value 63:39 RO 0h RST/ PWR Description Reserved 38:28 RW 000h Uncore PCI Express Base Address (PCIEXBAR) This field corresponds to bits 38:28 of the base address for PCI Express enhanced configuration space.
PAGE 62
Processor Configuration Registers 2.5.15 DMIBAR—Root Complex Register Range Base Address Register This is the base address for the Root Complex configuration space. This window of addresses contains the Root Complex Register set for the PCI Express Hierarchy associated with the Host Bridge. There is no physical memory within this 4 KB window that can be addressed. The 4 KB reserved by this register does not alias to any PCI 2.3 compliant memory mapped space.
PAGE 63
Processor Configuration Registers 2.5.16 PAM0—Programmable Attribute Map 0 Register This register controls the read, write and shadowing attributes of the BIOS range from F_0000h to F_FFFFh. The Uncore allows programmable memory attributes on 13 legacy memory segments of various sizes in the 768 KB to 1 MB address range. Seven Programmable Attribute Map (PAM) registers are used to support these features. Cacheability of these areas is controlled using the MTRR register in the core.
PAGE 64
Processor Configuration Registers 2.5.17 PAM1—Programmable Attribute Map 1 Register This register controls the read, write and shadowing attributes of the BIOS range from C_0000h to C_7FFFh. The Uncore allows programmable memory attributes on 13 legacy memory segments of various sizes in the 768 KB to 1 MB address range. Seven Programmable Attribute Map (PAM) registers are used to support these features. Cacheability of these areas is controlled using the MTRR register in the core.
PAGE 65
Processor Configuration Registers 2.5.18 PAM2—Programmable Attribute Map 2 Register This register controls the read, write and shadowing attributes of the BIOS range from C_8000h to C_FFFFh. The Uncore allows programmable memory attributes on 13 legacy memory segments of various sizes in the 768 KB to 1 MB address range. Seven Programmable Attribute Map (PAM) registers are used to support these features. Cacheability of these areas is controlled using the MTRR register in the core.
PAGE 66
Processor Configuration Registers 2.5.19 PAM3—Programmable Attribute Map 3 Register This register controls the read, write and shadowing attributes of the BIOS range from D0000h to D7FFFh. The Uncore allows programmable memory attributes on 13 legacy memory segments of various sizes in the 768 KB to 1 MB address range. Seven Programmable Attribute Map (PAM) registers are used to support these features. Cacheability of these areas is controlled using the MTRR register in the core.
PAGE 67
Processor Configuration Registers 2.5.20 PAM4—Programmable Attribute Map 4 Register This register controls the read, write and shadowing attributes of the BIOS range from D8000h to DFFFFh. The Uncore allows programmable memory attributes on 13 legacy memory segments of various sizes in the 768 KB to 1 MB address range. Seven Programmable Attribute Map (PAM) registers are used to support these features. Cacheability of these areas is controlled using the MTRR register in the core.
PAGE 68
Processor Configuration Registers 2.5.21 PAM5—Programmable Attribute Map 5 Register This register controls the read, write and shadowing attributes of the BIOS range from E_0000h to E_7FFFh. The Uncore allows programmable memory attributes on 13 legacy memory segments of various sizes in the 768 KB to 1 MB address range. Seven Programmable Attribute Map (PAM) registers are used to support these features. Cacheability of these areas is controlled using the MTRR register in the core.
PAGE 69
Processor Configuration Registers 2.5.22 PAM6—Programmable Attribute Map 6 Register This register controls the read, write and shadowing attributes of the BIOS range from E_8000h to E_FFFFh. The Uncore allows programmable memory attributes on 13 legacy memory segments of various sizes in the 768 KB to 1 MB address range. Seven Programmable Attribute Map (PAM) registers are used to support these features. Cacheability of these areas is controlled using the MTRR register in the core.
PAGE 70
Processor Configuration Registers 2.5.23 LAC—Legacy Access Control Register This 8-bit register controls steering of MDA cycles and a fixed DRAM hole from 1516 MB. There can only be at most one MDA device in the system. B/D/F/Type: Address Offset: Reset Value: Access: Size: BIOS Optimal Default Bit Reset Value RST/ PWR Hole Enable (HEN) This field enables a memory hole in DRAM space. The DRAM that lies "behind" this space is not remapped. 0 = No memory hole. 1 = Memory hole from 15 MB to 16 MB.
PAGE 71
Processor Configuration Registers B/D/F/Type: Address Offset: Reset Value: Access: Size: BIOS Optimal Default Bit 2 Datasheet, Volume 2 Attr RW 0/0/0/PCI 87h 00h RW 8 bits 0h Reset Value 0b RST/ PWR Description Uncore PEG12 MDA Present (MDAP12) This bit works with the VGA Enable bits in the BCTRL register of Device 1 Function 2 to control the routing of processor initiated transactions targeting MDA compatible I/O and memory address ranges.
PAGE 72
Processor Configuration Registers B/D/F/Type: Address Offset: Reset Value: Access: Size: BIOS Optimal Default Bit 1 72 Attr RW 0/0/0/PCI 87h 00h RW 8 bits 0h Reset Value 0b RST/ PWR Description Uncore PEG11 MDA Present (MDAP11) This bit works with the VGA Enable bits in the BCTRL register of Device 1 Function 1 to control the routing of processor initiated transactions targeting MDA compatible I/O and memory address ranges.
PAGE 73
Processor Configuration Registers B/D/F/Type: Address Offset: Reset Value: Access: Size: BIOS Optimal Default Bit 0 Datasheet, Volume 2 Attr RW 0/0/0/PCI 87h 00h RW 8 bits 0h Reset Value 0b RST/ PWR Description Uncore PEG10 MDA Present (MDAP10) This bit works with the VGA Enable bits in the BCTRL register of Device 1 Function 0 to control the routing of processor initiated transactions targeting MDA compatible I/O and memory address ranges.
PAGE 74
Processor Configuration Registers 2.5.24 REMAPBASE—Remap Base Address Register B/D/F/Type: Address Offset: Reset Value: Access: Size: BIOS Optimal Default 2.5.25 0/0/0/PCI 90–97h 0000_000F_FFF0_0000h RW-KL, RW-L 64 bits 0000_0000_0000h Bit Attr Reset Value 63:36 RO 0h 35:20 RW-L FFFFh 19:1 RO 0h 0 RW-KL 0b Description Reserved Uncore Remap Base Address (REMAPBASE) The value in this register defines the lower boundary of the Remap window. The Remap window is inclusive of this address.
PAGE 75
Processor Configuration Registers 2.5.26 TOM—Top of Memory Register This register contains the size of physical memory. BIOS determines the memory size reported to the OS using this register.
PAGE 76
Processor Configuration Registers 2.5.27 TOUUD—Top of Upper Usable DRAM Register This 64-bit register defines the Top of Upper Usable DRAM. Configuration software must set this value to TOM minus all ME stolen memory if reclaim is disabled. If reclaim is enabled, this value must be set to reclaim limit + 1 byte, 1 MB aligned, since reclaim limit is 1 MB aligned. Address bits 19:0 are assumed to be 000_0000h for the purposes of address comparison.
PAGE 77
Processor Configuration Registers 2.5.28 BDSM—Base Data of Stolen Memory Register This register contains the base address of graphics data stolen DRAM memory. BIOS determines the base of graphics data stolen memory by subtracting the graphics data stolen memory size (PCI Device 0 offset 52 bits 7:4) from TOLUD (PCI Device 0, offset BCh, bits 31:20). B/D/F/Type: Address Offset: Reset Value: Access: Size: BIOS Optimal Default Bit 2.5.
PAGE 78
Processor Configuration Registers 2.5.30 G Memory Base Register This register contains the base address of TSEG DRAM memory. BIOS determines the base of TSEG memory which must be at or below Graphics Base of GTT Stolen Memory (PCI Device 0, Offset B4h, bits 31:20). Note: BIOS must program TSEGMB to a 8 MB naturally aligned boundary. B/D/F/Type: Address Offset: Reset Value: Access: Size: BIOS Optimal Default Bit 2.5.
PAGE 79
Processor Configuration Registers B/D/F/Type: Address Offset: Reset Value: Access: Size: BIOS Optimal Default Bit Attr 0/0/0/PCI BC–BFh 0010_0000h RW-KL, RW-L 32 bits 00000h Reset Value 31:20 RW-L 001h 19:1 RO 0h 0 RW-KL 0b Datasheet, Volume 2 RST/ PWR Description Uncore Top of Low Usable DRAM (TOLUD) This register contains bits 31:20 of an address one byte above the maximum DRAM memory below 4 GB that is usable by the operating system.
PAGE 80
Processor Configuration Registers 2.5.32 ERRSTS—Error Status Register This register is used to report various error conditions using the SERR DMI messaging mechanism. An SERR DMI message is generated on a zero to one transition of any of these flags (if enabled by the ERRCMD and PCICMD registers). These bits are set regardless of whether or not the SERR is enabled and generated.
PAGE 81
Processor Configuration Registers 2.5.33 ERRCMD—Error Command Register This register controls the Host Bridge responses to various system errors. Since the Host Bridge does not have an SERRB signal, SERR messages are passed from the processor to the PCH over DMI. When a bit in this register is set, a SERR message will be generated on DMI whenever the corresponding flag is set in the ERRSTS register. The actual generation of the SERR message is globally enabled for Device 0 using the PCI Command register.
PAGE 82
Processor Configuration Registers 2.5.35 SCICMD—SCI Command Register This register enables various errors to generate an SMI DMI special cycle. When an error flag is set in the ERRSTS register, it can generate an SERR, SMI, or SCI DMI special cycle when enabled in the ERRCMD, SMICMD, or SCICMD registers, respectively. Note that one and only one message type can be enabled.
PAGE 83
Processor Configuration Registers 2.5.37 CAPID0_A—Capabilities A Register This register control of bits in this register are only required for customer visible SKU differentiation.
PAGE 84
Processor Configuration Registers B/D/F/Type: Address Offset: Default Value: Access: Size: BIOS Optimal Default: Bit Attr Reset Value 7:4 RO-FW 0h Reserved 3:3 RO 0h Reserved 2:0 84 0/0/0/PCI E4–E7h 0000_0000h RO-FW, RO-KFW 32 bits 000000h RO-FW 000b RST/ PWR Uncore Description DDR3 Maximum Frequency Capability (DMFC) This field controls which values may be written to the Memory Frequency Select field 6:4 of the Clocking Configuration registers (MCHBAR Offset C00h).
PAGE 85
Processor Configuration Registers 2.6 PCI Device 1, Function 0–2 Configuration Registers Table 2-8 lists the registers arranged by address offset. Register bit descriptions are in the sections following the table. Table 2-8. PCI Device 1, Function 0–2 Configuration Register Address Map (Sheet 1 of 2) Address Offset Register Symbol 0–1h VID1 Reset Value Access Vendor Identification 8086h RO Device Identification See Section 2.
PAGE 86
Processor Configuration Registers Table 2-8.
PAGE 87
Processor Configuration Registers 2.6.1 VID1—Vendor Identification Register This register combined with the Device Identification register uniquely identify any PCI device. B/D/F/Type: Address Offset: Reset Value: Access: Size: 2.6.2 0/1/0–2/PCI 0–1h 8086h RO 16 bits Bit Attr Reset Value RST/ PWR 15:0 RO 8086h Uncore Description Vendor Identification (VID) PCI standard identification for Intel.
PAGE 88
Processor Configuration Registers 2.6.3 PCICMD1—PCI Command Register B/D/F/Type: Address Offset: Reset Value: Access: Size: BIOS Optimal Default 88 0/1/0–2/PCI 4–5h 0000h RW, RO 16 bits 00h Bit Attr Reset Value RST/ PWR 15:11 RO 0h Reserved Description 10 RW 0b Uncore INTA Assertion Disable (INTAAD) 0 = This device is permitted to generate INTA interrupt messages. 1 = This device is prevented from generating interrupt messages.
PAGE 89
Processor Configuration Registers B/D/F/Type: Address Offset: Reset Value: Access: Size: BIOS Optimal Default Bit 2 Datasheet, Volume 2 Attr RW 0/1/0–2/PCI 4–5h 0000h RW, RO 16 bits 00h Reset Value 0b RST/ PWR Description Uncore Bus Master Enable (BME) This bit controls the ability of the PEG port to forward Memory Read/Write Requests in the upstream direction. 0 = This device is prevented from making memory requests to its primary bus.
PAGE 90
Processor Configuration Registers 2.6.4 PCISTS1—PCI Status Register This register reports the occurrence of error conditions associated with primary side of the "virtual" Host-PCI Express bridge embedded within the Root port.
PAGE 91
Processor Configuration Registers B/D/F/Type: Address Offset: Reset Value: Access: Size: BIOS Optimal Default Bit Datasheet, Volume 2 Attr 0/1/0–2/PCI 6–7h 0010h RW1C, RO, RO-V 16 bits 0h Reset Value RST/ PWR Description 8 RW1C 0b Uncore Master Data Parity Error (PMDPE) This bit is Set by a Requester (Primary Side for Type 1 Configuration Space header Function) if the Parity Error Response bit in the Command register is 1b and either of the following two conditions occurs: • Requester receives a
PAGE 92
Processor Configuration Registers 2.6.5 RID1—Revision Identification Register This register contains the revision number of the processor root port. These bits are read only and writes to this register have no effect. B/D/F/Type: Address Offset: Reset Value: Access: Size: 2.6.
PAGE 93
Processor Configuration Registers 2.6.7 CL1—Cache Line Size Register B/D/F/Type: Address Offset: Reset Value: Access: Size: 2.6.8 0/1/0–2/PCI Ch 00h RW 8 bits Bit Attr Reset Value RST/ PWR 7:0 RW 00h Uncore Description Cache Line Size (CLS) Implemented by PCI Express devices as a read-write field for legacy compatibility purposes but has no impact on any PCI Express device functionality. HDR1—Header Type Register This register identifies the header layout of the configuration space.
PAGE 94
Processor Configuration Registers 2.6.10 SBUSN1—Secondary Bus Number Register This register identifies the bus number assigned to the second bus side of the "virtual" bridge (that is, to PCI Express-G). This number is programmed by the PCI configuration software to allow mapping of configuration cycles to PCI Express-G. B/D/F/Type: Address Offset: Reset Value: Access: Size: 2.6.
PAGE 95
Processor Configuration Registers 2.6.12 IOBASE1—I/O Base Address Register This register controls the processor to PCI Express-G I/O access routing based on the following formula: IO_BASE address IO_LIMIT Only the upper 4 bits are programmable. For the purpose of address decode, address bits A[11:0] are treated as 0. Thus, the bottom of the defined I/O address range will be aligned to a 4 KB boundary. B/D/F/Type: Address Offset: Reset Value: Access: Size: BIOS Optimal Default 2.6.
PAGE 96
Processor Configuration Registers 2.6.14 SSTS1—Secondary Status Register SSTS is a 16-bit status register that reports the occurrence of error conditions associated with secondary side (that is, PCI Express-G side) of the "virtual" PCI-PCI bridge embedded within the processor.
PAGE 97
Processor Configuration Registers 2.6.15 MBASE1—Memory Base Address Register This register controls the processor to PCI Express-G non-prefetchable memory access routing based on the following formula: MEMORY_BASE address MEMORY_LIMIT The upper 12 bits of the register are read/write and correspond to the upper 12 address bits A[31:20] of the 32-bit address. The bottom 4 bits of this register are readonly and return zeroes when read. This register must be initialized by the configuration software.
PAGE 98
Processor Configuration Registers 2.6.16 MLIMIT1—Memory Limit Address Register This register controls the processor to PCI Express-G non-prefetchable memory access routing based on the following formula: MEMORY_BASE address MEMORY_LIMIT The upper 12 bits of the register are read/write and correspond to the upper 12 address bits A[31:20] of the 32-bit address. The bottom 4 bits of this register are readonly and return zeroes when read. This register must be initialized by the configuration software.
PAGE 99
Processor Configuration Registers 2.6.17 PMBASE1—Prefetchable Memory Base Address Register This register in conjunction with the corresponding Upper Base Address register controls the processor to PCI Express-G prefetchable memory access routing based on the following formula: PREFETCHABLE_MEMORY_BASE address PREFETCHABLE_MEMORY_LIMIT The upper 12 bits of this register are read/write and correspond to address bits A[31:20] of the 40-bit address.
PAGE 100
Processor Configuration Registers 2.6.18 PMLIMIT1—Prefetchable Memory Limit Address Register This register in conjunction with the corresponding Upper Limit Address register controls the processor to PCI Express-G prefetchable memory access routing based on the following formula: PREFETCHABLE_MEMORY_BASE address PREFETCHABLE_MEMORY_LIMIT The upper 12 bits of this register are read/write and correspond to address bits A[31:20] of the 40-bit address.
PAGE 101
Processor Configuration Registers 2.6.19 PMBASEU1—Prefetchable Memory Base Address Upper Register The functionality associated with this register is present in the PEG design implementation.
PAGE 102
Processor Configuration Registers 2.6.20 PMLIMITU1—Prefetchable Memory Limit Address Upper Register The functionality associated with this register is present in the PEG design implementation.
PAGE 103
Processor Configuration Registers 2.6.22 INTRLINE1—Interrupt Line Register This register contains interrupt line routing information. The device itself does not use this value, rather it is used by device drivers and operating systems to determine priority and vector information. B/D/F/Type: Address Offset: Reset Value: Access: Size: Bit 7:0 2.6.
PAGE 104
Processor Configuration Registers 2.6.24 BCTRL1—Bridge Control Register This register provides extensions to the PCICMD register that are specific to PCI-to-PCI bridges. BCTRL1 provides additional control for the secondary interface (that is, PCI Express-G) as well as some bits that affect the overall behavior of the "virtual" HostPCI Express bridge embedded within the processor (such as, VGA compatible address ranges mapping).
PAGE 105
Processor Configuration Registers B/D/F/Type: Address Offset: Reset Value: Access: Size: BIOS Optimal Default Bit 2 1 0 Datasheet, Volume 2 Attr RW RW RW 0/1/0–2/PCI 3E–3Fh 0000h RW, RO 16 bits 0h Reset Value 0b 0b 0b RST/ PWR Description Uncore ISA Enable (ISAEN) Needed to exclude legacy resource decode to route ISA resources to legacy decode path. Modifies the response by the root port to an I/O access issued by the processor that target ISA I/O addresses.
PAGE 106
Processor Configuration Registers 2.6.25 PM_CAPID1—Power Management Capabilities Register B/D/F/Type: Address Offset: Reset Value: Access: Size: Bit 106 Attr 0/1/0–2/PCI 80–83h C803_9001h RO, RO-V 32 bits Reset Value RST/ PWR Description 31:27 RO 19h Uncore PME Support (PMES) This field indicates the power states in which this device may indicate PME wake using PCI Express messaging. D0, D3hot & D3cold.
PAGE 107
Processor Configuration Registers 2.6.26 PM_CS1—Power Management Control/Status Register B/D/F/Type: Address Offset: Reset Value: Access: Size: BIOS Optimal Default 0/1/0–2/PCI 84–87h 0000_0008h RO, RW 32 bits 000000h Bit Attr Reset Value 31:16 RO 0h 15 RO 0b Uncore PME Status (PMESTS) This bit indicates that this device does not support PME# generation from D3cold.
PAGE 108
Processor Configuration Registers B/D/F/Type: Address Offset: Reset Value: Access: Size: BIOS Optimal Default Bit 1:0 2.6.27 Attr RW 0/1/0–2/PCI 84–87h 0000_0008h RO, RW 32 bits 000000h Reset Value 00b RST/ PWR Description Uncore Power State (PS) This field indicates the current power state of this device and can be used to set the device into a new power state.
PAGE 109
Processor Configuration Registers 2.6.28 SS—Subsystem ID and Subsystem Vendor ID Register System BIOS can be used as the mechanism for loading the SSID/SVID values. These values must be preserved through power management transitions and a hardware reset. B/D/F/Type: Address Offset: Reset Value: Access: Size: 2.6.
PAGE 110
Processor Configuration Registers 2.6.30 MC—Message Control Register System software can modify bits in this register, but the device is prohibited from doing so. If the device writes the same message multiple times, only one of those messages is ensured to be serviced. If all of them must be serviced, the device must not generate the same message again until the driver services the earlier one.
PAGE 111
Processor Configuration Registers 2.6.31 MA—Message Address Register B/D/F/Type: Address Offset: Reset Value: Access: Size: 2.6.32 0/1/0–2/PCI 94–97h 0000_0000h RW, RO 32 bits Bit Attr Reset Value RST/ PWR 31:2 RW 0000_000 0h Uncore Message Address (MA) Used by system software to assign an MSI address to the device. The device handles an MSI by writing the padded contents of the MD register to this address.
PAGE 112
Processor Configuration Registers 2.6.34 PEG_CAP—PCI Express-G Capabilities Register This register indicates PCI Express device capabilities. B/D/F/Type: Address Offset: Reset Value: Access: Size: BIOS Optimal Default 2.6.35 0/1/0–2/PCI A2–A3h 0142h RO, RW-O 16 bits 0h Bit Attr Reset Value 15:14 RO 0h 13:9 RO 00h RST/ PWR Description Reserved Uncore Interrupt Message Number (IMN) Not Applicable or Implemented. Hardwired to 0.
PAGE 113
Processor Configuration Registers 2.6.36 DCTL—Device Control Register This register provides control for PCI Express device specific capabilities. The error reporting enable bits are in reference to errors detected by this device, not error messages received across the link. The reporting of error messages (ERR_CORR, ERR_NONFATAL, ERR_FATAL) received by Root Port is controlled exclusively by Root Port Command Register.
PAGE 114
Processor Configuration Registers 2.6.37 DSTS—Device Status Register Reflects status corresponding to controls in the Device Control register. The error reporting bits are in reference to errors detected by this device, not errors messages received across the link.
PAGE 115
Processor Configuration Registers 2.6.38 LCTL—Link Control Register This register allows control of PCI Express link. B/D/F/Type: Address Offset: Reset Value: Access: Size: BIOS Optimal Default 0/1/0–2/PCI B0–B1h 0000h RW, RO, RW-V 16 bits 00h Bit Attr Reset Value 15:12 RO 0h Reserved 0b Uncore Link Autonomous Bandwidth Interrupt Enable (LABIE) When Set, this bit enables the generation of an interrupt to indicate that the Link Autonomous Bandwidth Status bit has been Set.
PAGE 116
Processor Configuration Registers B/D/F/Type: Address Offset: Reset Value: Access: Size: BIOS Optimal Default Bit 6 5 RW RW-V Reset Value 0b 0b RST/ PWR Description Uncore Common Clock Configuration (CCC) 0 = Indicates that this component and the component at the opposite end of this Link are operating with asynchronous reference clock. 1 = Indicates that this component and the component at the opposite end of this Link are operating with a distributed common reference clock.
PAGE 117
Processor Configuration Registers 2.6.39 LSTS—Link Status Register This register indicates PCI Express link status.
PAGE 118
Processor Configuration Registers B/D/F/Type: Address Offset: Reset Value: Access: Size: BIOS Optimal Default Bit 9:4 3:0 Attr RO-V RO-V 0/1/0–2/PCI B2–B3h 1001h RO-V, RW1C, RO 16 bits 0h Reset Value 00h 1h RST/ PWR Description Uncore Negotiated Link Width (NLW) This field indicates negotiated link width. This field is valid only when the link is in the L0, L0s, or L1 states (after link width negotiation is successfully completed).
PAGE 119
Processor Configuration Registers B/D/F/Type: Address Offset: Reset Value: Access: Size: Bit 16:15 Datasheet, Volume 2 Attr RW-O 0/1/0–2/PCI B4–B7h 0004_0000h RW-O, RO 32 bits Reset Value 00b RST/ PWR Description Uncore Slot Power Limit Scale (SPLS) This field specifies the scale used for the Slot Power Limit Value. 00 = 1.0x 01 = 0.1x 10 = 0.01x 11 = 0.001x If this field is written, the link sends a Set_Slot_Power_Limit message.
PAGE 120
Processor Configuration Registers 2.6.41 SLOTCTL—Slot Control Register Note: Hot Plug is not supported on Intel® Xeon® processor E3-1200 family platforms.
PAGE 121
Processor Configuration Registers B/D/F/Type: Address Offset: Reset Value: Access: Size: BIOS Optimal Default Bit 7:6 5 RO RO Reset Value 00b 0b RST/ PWR Description Uncore Reserved for Attention Indicator Control (AIC) If an Attention Indicator is implemented, writes to this field set the Attention Indicator to the written state.
PAGE 122
Processor Configuration Registers 2.6.42 SLOTSTS—Slot Status Register This is for PCI Express Slot related registers. Note: Hot Plug is not supported on Intel® Xeon® processor E3-1200 family platforms.
PAGE 123
Processor Configuration Registers B/D/F/Type: Address Offset: Reset Value: Access: Size: BIOS Optimal Default Bit Datasheet, Volume 2 Attr 0/1/0–2/PCI BA–BBh 0000h RO, RO-V, RW1C 16 bits 00h Reset Value RST/ PWR Description 3 RW1C 0b Uncore Presence Detect Changed (PDC) A pulse indication that the inband presence detect state has changed This bit is set when the value reported in Presence Detect State is changed.
PAGE 124
Processor Configuration Registers 2.6.43 RCTL—Root Control Register This register allows control of PCI Express Root Complex specific parameters. The system error control bits in this register determine if corresponding SERRs are generated when our device detects an error (reported in this device's Device Status register) or when an error message is received across the link. Reporting of SERR as controlled by these bits takes precedence over the SERR Enable in the PCI Command Register.
PAGE 125
Processor Configuration Registers 2.6.44 LCTL2—Link Control 2 Register B/D/F/Type: Address Offset: Reset Value: Access: Size: BIOS Optimal Default 0/1/0–2/PCI D0–D1h 0002h RWS, RWS-V 16 bits 0h Bit Attr Reset Value 15:13 RO 0h Reserved 0b Powerg ood Compliance De-emphasis (ComplianceDeemphasis) This bit sets the de-emphasis level in Polling.Compliance state if the entry occurred due to the Enter Compliance bit being 1b. 1 = -3.5 dB 0 = -6 dB When the Link is operating at 2.
PAGE 126
Processor Configuration Registers B/D/F/Type: Address Offset: Reset Value: Access: Size: BIOS Optimal Default Bit Reset Value RST/ PWR Description Powerg ood Selectable De-emphasis (selectabledeemphasis) When the Link is operating at 5GT/s speed, selects the level of deemphasis. Encodings: 1 = -3.5 dB 0 = -6 dB Reset Value is implementation specific, unless a specific value is required for a selected form factor or platform. When the Link is operating at 2.
PAGE 127
Processor Configuration Registers 2.7 PCI Device 1, Function 0–2 Extended Configuration Registers Table 2-9 lists the registers arranged by address offset. Register bit descriptions are in the sections following the table. Table 2-9. 2.7.
PAGE 128
Processor Configuration Registers 2.7.2 PVCCAP2—Port VC Capability Register 2 This register describes the configuration of PCI Express Virtual Channels associated with this port. B/D/F/Type: Address Offset: Reset Value: Access: Size: BIOS Optimal Default Bit 2.7.3 Attr 0/1/0–2/MMR 108–10Bh 0000_0000h RO 32 bits 0000h Reset Value 31:24 RO 00h 23:8 RO 0h 7:0 RO 00h Description Uncore VC Arbitration Table Offset (VCATO) Indicates the location of the VC Arbitration Table.
PAGE 129
Processor Configuration Registers 2.7.
PAGE 130
Processor Configuration Registers 2.7.5 VC0RCTL—VC0 Resource Control Register This register controls the resources associated with PCI Express Virtual Channel 0. B/D/F/Type: Address Offset: Reset Value: Access: Size: BIOS Optimal Default 130 0/1/0–2/MMR 114–117h 8000_00FFh RO, RW 32 bits 000h Bit Attr Reset Value RST/ PWR Description 31 RO 1b Uncore VC0 Enable (VC0E) For VC0, this is hardwired to 1 and read only as VC0 can never be disabled.
PAGE 131
Processor Configuration Registers 2.7.6 VC0RSTS—VC0 Resource Status Register This register reports the Virtual Channel specific status. B/D/F/Type: Address Offset: Reset Value: Access: Size: BIOS Optimal Default 2.7.7 0/1/0–2/MMR 11A–11Bh 0002h RO-V 16 bits 0000h Bit Attr Reset Value 15:2 RO 0h Reserved VC0 Negotiation Pending (VC0NP) 0 = The VC negotiation is complete. 1 = The VC resource is still in the process of negotiation (initialization or disabling).
PAGE 132
Processor Configuration Registers 2.8 PCI Device 2 Configuration Registers Table 2-10 lists the registers arranged by address offset. Register bit descriptions are in the sections following the table. Table 2-10.
PAGE 133
Processor Configuration Registers 2.8.1 VID2—Vendor Identification Register This register, combined with the Device Identification register, uniquely identifies any PCI device. B/D/F/Type: Address Offset: Reset Value: Access: Size: 2.8.2 0/2/0/PCI 0-1h 8086h RO 16 bits Bit Attr Reset Value RST/ PWR 15:0 RO 8086h Uncore Description Vendor Identification Number (VID) PCI standard identification for Intel.
PAGE 134
Processor Configuration Registers 2.8.3 PCICMD2—PCI Command Register This 16-bit register provides basic control over the IGD's ability to respond to PCI cycles. The PCICMD Register in the IGD disables the IGD PCI compliant master accesses to main memory. B/D/F/Type: Address Offset: Reset Value: Access: Size: BIOS Optimal Default Bit Attr Reset Value 15:11 RO 0h Reserved RST/ PWR Description 10 RW 0b FLR, Uncore Interrupt Disable (INTDIS) This bit disables the device from asserting INTx#.
PAGE 135
Processor Configuration Registers 2.8.4 PCISTS2—PCI Status Register PCISTS is a 16-bit status register that reports the occurrence of a PCI compliant master abort and PCI compliant target abort. PCISTS also indicates the DEVSEL# timing that has been set by the IGD.
PAGE 136
Processor Configuration Registers 2.8.5 RID2—Revision Identification Register This register contains the revision number for Device 2 Functions 0. These bits are read only and writes to this register have no effect. B/D/F/Type: Address Offset: Reset Value: Access: Size: 2.8.6 0/2/0/PCI 8h 00h RO–FW 8 bits Bit Attr Reset Value RST/ PWR 7:4 RO-FW 0h Uncore Revision Identification Number MSB (RID_MSB) Four MSB of RID.
PAGE 137
Processor Configuration Registers 2.8.7 CLS—Cache Line Size Register The IGD does not support this register as a PCI slave. B/D/F/Type: Address Offset: Reset Value: Access: Size: Bit 7:0 2.8.8 Attr RO 0/2/0/PCI Ch 00h RO 8 bits Reset Value 00h RST/ PWR Uncore Description Cache Line Size (CLS) This field is hardwired to 0s. The IGD as a PCI compliant master does not use the Memory Write and Invalidate command and, in general, does not perform operations based on cache line size.
PAGE 138
Processor Configuration Registers 2.8.10 GTTMMADR—Graphics Translation Table, Memory Mapped Range Address Register This register requests allocation for the combined Graphics Translation Table Modification Range and Memory Mapped Range. The range requires 4 MB combined for MMIO and Global GTT aperture, with 2MB of that used by MMIO and 2 MB used by GTT. GTTADR will begin at (GTTMMADR + 2 MB) while the MMIO base address will be the same as GTTMMADR.
PAGE 139
Processor Configuration Registers 2.8.11 GMADR—Graphics Memory Range Address Register GMADR is the PCI aperture used by software to access tiled GFX surfaces in a linear fashion. B/D/F/Type: Address Offset: Reset Value: Access: Size: 0/2/0/PCI 18–1Fh 0000_0000_0000_000Ch RO, RW-L, RW 64 bits Bit Attr Reset Value RST/ PWR 63:39 RW 0000000h FLR, Uncore Reserved for Memory Base Address (RSVDRW) Must be set to 0 since addressing above 512 GB is not supported.
PAGE 140
Processor Configuration Registers 2.8.12 IOBAR—I/O Base Address Register This register provides the Base offset of the I/O registers within Device 2. Bits 15:6 are programmable allowing the I/O Base to be located anywhere in 16-bit I/O Address Space. Bits 2:1 are fixed and return zero; bit 0 is hardwired to a one indicating that 8 bytes of I/O space are decoded. Access to the 8Bs of I/O space is allowed in PM state D0 when I/O Enable (PCICMD bit 0) is set.
PAGE 141
Processor Configuration Registers 2.8.14 SID2—Subsystem Identification Register This register is used to uniquely identify the subsystem where the PCI device resides. B/D/F/Type: Address Offset: Reset Value: Access: Size: Bit 15:0 2.8.15 Attr RW-O 0/2/0/PCI 2E–2Fh 0000h RW-O 16 bits Reset Value 0000h RST/ PWR Description Uncore Subsystem Identification (SUBID) This value is used to identify a particular subsystem. This field should be programmed by BIOS during boot-up.
PAGE 142
Processor Configuration Registers 2.8.17 MINGNT—Minimum Grant Register The Integrated Graphics Device has no requirement for the settings of Latency Timers. B/D/F/Type: Address Offset: Reset Value: Access: Size: 2.8.18 0/2/0/PCI 3Eh 00h RO 8 bits Bit Attr Reset Value RST/ PWR 7:0 RO 00h Uncore Description Minimum Grant Value (MGV) The IGD does not burst as a PCI compliant master.
PAGE 143
Processor Configuration Registers 2.8.19 MSAC—Multi Size Aperture Control Register This register determines the size of the graphics memory aperture in function 0 and in the trusted space. Only the system BIOS will write this register based on pre-boot address allocation efforts; however, the graphics may read this register to determine the correct aperture size. System BIOS needs to save this value on boot so that it can reset it correctly during S3 resume.
PAGE 144
Processor Configuration Registers 2.9 Device 2 I/O Registers Table 2-11. Device 2 I/O Register Address Map 2.9.1 Address Offset Register Symbol 0–3h Index MMIO Address Register 0000_0000h RW 4–7h Data MMIO Data Register 0000_0000h RW Register Name Reset Value Access INDEX—MMIO Address Register A 32-bit I/O write to this port loads the offset of the MMIO register or offset into the GTT that needs to be accessed. An I/O Read returns the current value of this register.
PAGE 145
Processor Configuration Registers 2.10 PCI Device 6 Configuration Registers Table 2-12 lists the registers arranged by address offset. Register bit descriptions are in the sections following the table. Table 2-12.
PAGE 146
Processor Configuration Registers Table 2-12.
PAGE 147
Processor Configuration Registers 2.10.2 DID6—Device Identification Register This register, combined with the Vendor Identification register, uniquely identifies any PCI device. B/D/F/Type: Address Offset: Reset Value: Access: Size: 2.10.3 0/6/0/PCI 2–3h 010Dh RO-FW 16 bits Bit Attr Reset Value RST/ PWR 15:0 RO-FW 010Dh Uncore Description Device Identification Number MSB (DID_MSB) Identifier assigned to the processor root port (virtual PCI-to-PCI bridge, PCI Express Graphics port).
PAGE 148
Processor Configuration Registers B/D/F/Type: Address Offset: Reset Value: Access: Size: BIOS Optimal Default Bit Reset Value RST/ PWR Description 6 RW 0b Uncore Parity Error Response Enable (PERRE) Controls whether or not the Master Data Parity Error bit in the PCI Status register can bet set. 0 = Master Data Parity Error bit in PCI Status register can NOT be set. 1 = Master Data Parity Error bit in PCI Status register CAN be set.
PAGE 149
Processor Configuration Registers 2.10.4 PCISTS6—PCI Status Register This register reports the occurrence of error conditions associated with primary side of the "virtual" Host-PCI Express bridge embedded within the Root port.
PAGE 150
Processor Configuration Registers B/D/F/Type: Address Offset: Reset Value: Access: Size: BIOS Optimal Default Bit 150 Attr 0/6/0/PCI 6–7h 0010h RW1C, RO, RO-V 16 bits 0h Reset Value RST/ PWR Description 8 RW1C 0b Uncore Master Data Parity Error (PMDPE) This bit is set by a Requester (Primary Side for Type 1 Configuration Space header Function) if the Parity Error Response bit in the Command register is 1b and either of the following two conditions occurs: • Requester receives a Completion marked
PAGE 151
Processor Configuration Registers 2.10.5 RID6—Revision Identification Register This register contains the revision number of the processor root port. These bits are read only and writes to this register have no effect. B/D/F/Type: Address Offset: Reset Value: Access: Size: 2.10.
PAGE 152
Processor Configuration Registers 2.10.7 CL6—Cache Line Size Register B/D/F/Type: Address Offset: Reset Value: Access: Size: 2.10.8 0/6/0/PCI Ch 00h RW 8 bits Bit Attr Reset Value RST/ PWR 7:0 RW 00h Uncore Description Cache Line Size (CLS) Implemented by PCI Express devices as a read-write field for legacy compatibility purposes but has no impact on any PCI Express device functionality. HDR6—Header Type Register This register identifies the header layout of the configuration space.
PAGE 153
Processor Configuration Registers 2.10.10 SBUSN6—Secondary Bus Number Register This register identifies the bus number assigned to the second bus side of the "virtual" bridge (that is, to PCI Express-G). This number is programmed by the PCI configuration software to allow mapping of configuration cycles to PCI Express-G. B/D/F/Type: Address Offset: Reset Value: Access: Size: 2.10.
PAGE 154
Processor Configuration Registers 2.10.12 IOBASE6—I/O Base Address Register This register controls the processor to PCI Express-G I/O access routing based on the following formula: IO_BASE address IO_LIMIT Only the upper 4 bits are programmable. For the purpose of address decode, address bits A[11:0] are treated as 0. Thus, the bottom of the defined I/O address range will be aligned to a 4 KB boundary. B/D/F/Type: Address Offset: Reset Value: Access: Size: BIOS Optimal Default 2.10.
PAGE 155
Processor Configuration Registers 2.10.14 SSTS6—Secondary Status Register SSTS is a 16-bit status register that reports the occurrence of error conditions associated with secondary side (that is, PCI Express-G side) of the "virtual" PCI-PCI bridge embedded within the processor.
PAGE 156
Processor Configuration Registers 2.10.15 MBASE6—Memory Base Address Register This register controls the processor to PCI Express-G non-prefetchable memory access routing based on the following formula: MEMORY_BASE address MEMORY_LIMIT The upper 12 bits of the register are read/write and correspond to the upper 12 address bits A[31:20] of the 32 bit address. The bottom 4 bits of this register are readonly and return zeroes when read. This register must be initialized by the configuration software.
PAGE 157
Processor Configuration Registers 2.10.16 MLIMIT6—Memory Limit Address Register This register controls the processor to PCI Express-G non-prefetchable memory access routing based on the following formula: MEMORY_BASE address MEMORY_LIMIT The upper 12 bits of the register are read/write and correspond to the upper 12 address bits A[31:20] of the 32-bit address. The bottom 4 bits of this register are readonly and return zeroes when read. This register must be initialized by the configuration software.
PAGE 158
Processor Configuration Registers 2.10.17 PMBASE6—Prefetchable Memory Base Address Register This register, in conjunction with the corresponding Upper Base Address register, controls the processor to PCI Express-G prefetchable memory access routing based on the following formula: PREFETCHABLE_MEMORY_BASE address PREFETCHABLE_MEMORY_LIMIT The upper 12 bits of this register are read/write and correspond to address bits A[31:20] of the 40-bit address.
PAGE 159
Processor Configuration Registers 2.10.18 PMLIMIT6—Prefetchable Memory Limit Address Register This register, in conjunction with the corresponding Upper Limit Address register, controls the processor to PCI Express-G prefetchable memory access routing based on the following formula: PREFETCHABLE_MEMORY_BASE address PREFETCHABLE_MEMORY_LIMIT The upper 12 bits of this register are read/write and correspond to address bits A[31:20] of the 40-bit address.
PAGE 160
Processor Configuration Registers 2.10.19 PMBASEU6—Prefetchable Memory Base Address Upper Register The functionality associated with this register is present in the PEG design implementation.
PAGE 161
Processor Configuration Registers 2.10.20 PMLIMITU6—Prefetchable Memory Limit Address Upper Register The functionality associated with this register is present in the PEG design implementation.
PAGE 162
Processor Configuration Registers 2.10.22 INTRLINE6—Interrupt Line Register This register contains interrupt line routing information. The device itself does not use this value, rather it is used by device drivers and operating systems to determine priority and vector information. B/D/F/Type: Address Offset: Reset Value: Access: Size: Bit 7:0 2.10.
PAGE 163
Processor Configuration Registers 2.10.24 BCTRL6—Bridge Control Register This register provides extensions to the PCICMD register that are specific to PCI-to-PCI bridges. The BCTRL provides additional control for the secondary interface (that is, PCI Express-G) as well as some bits that affect the overall behavior of the "virtual" HostPCI Express bridge embedded within the processor (such as, VGA compatible address ranges mapping).
PAGE 164
Processor Configuration Registers B/D/F/Type: Address Offset: Reset Value: Access: Size: BIOS Optimal Default Bit 1 0 164 Attr RW RW 0/6/0/PCI 3E–3Fh 0000h RO, RW 16 bits 0h Reset Value 0b 0b RST/ PWR Description Uncore SERR Enable (SERREN) 0 = No forwarding of error messages from secondary side to primary side that could result in an SERR. 1 = ERR_COR, ERR_NONFATAL, and ERR_FATAL messages result in SERR message when individually enabled by the Root Control register.
PAGE 165
Processor Configuration Registers 2.10.25 PM_CAPID6—Power Management Capabilities Register B/D/F/Type: Address Offset: Reset Value: Access: Size: Bit Attr 0/6/0/PCI 80–83h C803_9001h RO, RO-V 32 bits Reset Value RST/ PWR Description 31:27 RO 19h Uncore PME Support (PMES) This field indicates the power states in which this device may indicate PME wake using PCI Express messaging. D0, D3hot, and D3cold.
PAGE 166
Processor Configuration Registers 2.10.26 PM_CS6—Power Management Control/Status Register B/D/F/Type: Address Offset: Reset Value: Access: Size: BIOS Optimal Default 166 0/6/0/PCI 84–87h 0000_0008h RO, RW 32 bits 000000h Bit Attr Reset Value RST/ PWR 31:16 RO 0h 15 RO 0b Uncore PME Status (PMESTS) This bit indicates that this device does not support PME# generation from D3cold.
PAGE 167
Processor Configuration Registers B/D/F/Type: Address Offset: Reset Value: Access: Size: BIOS Optimal Default Bit 1:0 2.10.27 Attr RW 0/6/0/PCI 84–87h 0000_0008h RO, RW 32 bits 000000h Reset Value 00b RST/ PWR Description Uncore Power State (PS) This field indicates the current power state of this device and can be used to set the device into a new power state.
PAGE 168
Processor Configuration Registers 2.10.28 SS—Subsystem ID and Subsystem Vendor ID Register System BIOS can be used as the mechanism for loading the SSID/SVID values. These values must be preserved through power management transitions and a hardware reset. B/D/F/Type: Address Offset: Reset Value: Access: Size: 2.10.
PAGE 169
Processor Configuration Registers 2.10.30 MC—Message Control Register System software can modify bits in this register, but the device is prohibited from doing so. If the device writes the same message multiple times, only one of those messages is assured to be serviced. If all of them must be serviced, the device must not generate the same message again until the driver services the earlier one.
PAGE 170
Processor Configuration Registers 2.10.31 MA—Message Address Register B/D/F/Type: Address Offset: Reset Value: Access: Size: 2.10.32 0/6/0/PCI 94–97h 0000_0000h RW, RO 32 bits Bit Attr Reset Value RST/ PWR 31:2 RW 0000_000 0h Uncore Message Address (MA) This field is used by system software to assign an MSI address to the device. The device handles an MSI by writing the padded contents of the MD register to this address.
PAGE 171
Processor Configuration Registers 2.10.34 PEG_CAP—PCI Express-G Capabilities Register This register indicates PCI Express device capabilities. B/D/F/Type: Address Offset: Reset Value: Access: Size: BIOS Optimal Default 2.10.35 0/6/0/PCI A2–A3h 0142h RO, RW-O 16 bits 0h Bit Attr Reset Value 15:14 RO 0h 13:9 RO 00h RST/ PWR Description Reserved Uncore Interrupt Message Number (IMN) Not Applicable or Implemented. Hardwired to 0.
PAGE 172
Processor Configuration Registers 2.10.36 DCTL—Device Control Register This register provides control for PCI Express device specific capabilities. The error reporting enable bits are in reference to errors detected by this device, not error messages received across the link. The reporting of error messages (ERR_CORR, ERR_NONFATAL, ERR_FATAL) received by Root Port is controlled exclusively by Root Port Command Register.
PAGE 173
Processor Configuration Registers 2.10.37 DSTS—Device Status Register This register reflects status corresponding to controls in the Device Control register. The error reporting bits are in reference to errors detected by this device, not errors messages received across the link.
PAGE 174
Processor Configuration Registers 2.10.38 LCTL—Link Control Register This register allows control of PCI Express link. B/D/F/Type: Address Offset: Reset Value: Access: Size: BIOS Optimal Default Bit Attr Reset Value 15:12 RO 0h Reserved 0b Uncore Link Autonomous Bandwidth Interrupt Enable (LABIE) When Set, this bit enables the generation of an interrupt to indicate that the Link Autonomous Bandwidth Status bit has been Set.
PAGE 175
Processor Configuration Registers B/D/F/Type: Address Offset: Reset Value: Access: Size: BIOS Optimal Default Bit 6 5 RW RW-V Reset Value 0b 0b RST/ PWR Description Uncore Common Clock Configuration (CCC) 0 = Indicates that this component and the component at the opposite end of this Link are operating with asynchronous reference clock. 1 = Indicates that this component and the component at the opposite end of this Link are operating with a distributed common reference clock.
PAGE 176
Processor Configuration Registers 2.10.39 LSTS—Link Status Register This register indicates PCI Express link status.
PAGE 177
Processor Configuration Registers B/D/F/Type: Address Offset: Reset Value: Access: Size: BIOS Optimal Default Bit 9:4 3:0 Attr RO-V RO-V 0/6/0/PCI B2–B3h 1001h RW1C, RO-V, RO 16 bits 0h Reset Value 00h 1h RST/ PWR Description Uncore Negotiated Link Width (NLW) This field indicates negotiated link width. This field is valid only when the link is in the L0, L0s, or L1 states (after link width negotiation is successfully completed).
PAGE 178
Processor Configuration Registers B/D/F/Type: Address Offset: Reset Value: Access: Size: Bit 16:15 178 Attr RW-O 0/6/0/PCI B4–B7h 0004_0000h RW-O, RO 32 bits Reset Value 00b RST/ PWR Description Uncore Slot Power Limit Scale (SPLS) This field specifies the scale used for the Slot Power Limit Value. 00 = 1.0x 01 = 0.1x 10 = 0.01x 11 = 0.001x If this field is written, the link sends a Set_Slot_Power_Limit message.
PAGE 179
Processor Configuration Registers 2.10.41 SLOTCTL—Slot Control Register Note: Hot Plug is not supported on Intel® Xeon® processor E3-1200 family platforms.
PAGE 180
Processor Configuration Registers B/D/F/Type: Address Offset: Reset Value: Access: Size: BIOS Optimal Default Bit 7:6 5 RO RO Reset Value 00b 0b RST/ PWR Description Uncore Reserved for Attention Indicator Control (AIC) If an Attention Indicator is implemented, writes to this field set the Attention Indicator to the written state.
PAGE 181
Processor Configuration Registers 2.10.42 SLOTSTS—Slot Status Register This is for PCI Express Slot related registers. Note: Hot Plug is not supported on Intel® Xeon® processor E3-1200 family platforms.
PAGE 182
Processor Configuration Registers B/D/F/Type: Address Offset: Reset Value: Access: Size: BIOS Optimal Default Bit 2.10.43 Attr 0/6/0/PCI BA–BBh 0000h RO, RO-V, RW1C 16 bits 00h Reset Value RST/ PWR Description 3 RW1C 0b Uncore Presence Detect Changed (PDC) A pulse indication that the inband presence detect state has changed. This bit is set when the value reported in Presence Detect State is changed.
PAGE 183
Processor Configuration Registers 2.11 PCI Device 6 Extended Configuration Registers Table 2-13 lists the registers arranged by address offset. Register bit descriptions are in the sections following the table. Table 2-13. PCI Device 6 Extended Configuration Register Address Map 2.11.
PAGE 184
Processor Configuration Registers 2.11.2 PVCCAP2—Port VC Capability Register 2 This register describes the configuration of PCI Express Virtual Channels associated with this port. B/D/F/Type: Address Offset: Reset Value: Access: Size: BIOS Optimal Default Bit 2.11.3 Attr 0/6/0/MMR 108–10Bh 0000_0000h RO 32 bits 0000h Reset Value 31:24 RO 00h 23:8 RO 0h 7:0 RO 00h Description Uncore VC Arbitration Table Offset (VCATO) This field indicates the location of the VC Arbitration Table.
PAGE 185
Processor Configuration Registers 2.11.
PAGE 186
Processor Configuration Registers 2.11.5 VC0RCTL—VC0 Resource Control Register This register controls the resources associated with PCI Express Virtual Channel 0. B/D/F/Type: Address Offset: Reset Value: Access: Size: BIOS Optimal Default 186 0/6/0/MMR 114–117h 8000_00FFh RO, RW 32 bits 000h Bit Attr Reset Value RST/ PWR Description 31 RO 1b Uncore VC0 Enable (VC0E) For VC0, this is hardwired to 1 and read only as VC0 can never be disabled.
PAGE 187
Processor Configuration Registers 2.11.6 VC0RSTS—VC0 Resource Status Register This register reports the Virtual Channel specific status. B/D/F/Type: Address Offset: Reset Value: Access: Size: BIOS Optimal Default Datasheet, Volume 2 0/6/0/MMR 11A–11Bh 0002h RO-V 16 bits 0000h Bit Attr Reset Value 15:2 RO 0h Reserved VC0 Negotiation Pending (VC0NP) 0 = The VC negotiation is complete. 1 = The VC resource is still in the process of negotiation (initialization or disabling).
PAGE 188
Processor Configuration Registers 2.12 DMIBAR Registers Table 2-14 lists the registers arranged by address offset. Register bit descriptions are in the sections following the table. Table 2-14.
PAGE 189
Processor Configuration Registers Table 2-14. DMIBAR Register Address Map (Sheet 2 of 2) Address Offset 2.12.
PAGE 190
Processor Configuration Registers 2.12.2 DMIPVCCAP1—DMI Port VC Capability Register 1 This register describes the configuration of PCI Express Virtual Channels associated with this port. B/D/F/Type: Address Offset: Reset Value: Access: Size: BIOS Optimal Default 2.12.
PAGE 191
Processor Configuration Registers 2.12.4 DMIPVCCTL—DMI Port VC Control Register B/D/F/Type: Address Offset: Reset Value: Access: Size: BIOS Optimal Default 2.12.5 0/0/0/DMIBAR C–Dh 0000h RW, RO 16 bits 000h Bit Attr Reset Value 15:4 RO 0h RST/ PWR Description Reserved 3:1 RW 000b Uncore VC Arbitration Select (VCAS) This field will be programmed by software to the only possible value as indicated in the VC Arbitration Capability field.
PAGE 192
Processor Configuration Registers 2.12.6 DMIVC0RCTL—DMI VC0 Resource Control Register This register controls the resources associated with PCI Express Virtual Channel 0. B/D/F/Type: Address Offset: Reset Value: Access: Size: BIOS Optimal Default 192 0/0/0/DMIBAR 14–17h 8000_007Fh RO, RW 32 bits 00000h Bit Attr Reset Value RST/ PWR Description 31 RO 1b Uncore Virtual Channel 0 Enable (VC0E) For VC0, this is hardwired to 1 and read only as VC0 can never be disabled.
PAGE 193
Processor Configuration Registers 2.12.7 DMIVC0RSTS—DMI VC0 Resource Status Register This register reports the Virtual Channel specific status. B/D/F/Type: Address Offset: Reset Value: Access: Size: BIOS Optimal Default 2.12.8 0/0/0/DMIBAR 1A–1Bh 0002h RO-V 16 bits 0000h Bit Attr Reset Value 15:2 RO 0h Reserved Virtual Channel 0 Negotiation Pending (VC0NP) 0 = The VC negotiation is complete. 1 = The VC resource is still in the process of negotiation (initialization or disabling).
PAGE 194
Processor Configuration Registers 2.12.9 DMIVC1RCTL—DMI VC1 Resource Control Register This register controls the resources associated with PCI Express Virtual Channel 1. B/D/F/Type: Address Offset: Reset Value: Access: Size: BIOS Optimal Default Bit 194 Attr 0/0/0/DMIBAR 20–23h 0100_0000h RO, RW 32 bits 00000h Reset Value 31 RW 0b 30:27 RO 0h 26:24 RW 001b 23:20 RO 0h 19:17 RW 000b 16:8 RO 0h 7 RO 0b RST/ PWR Description Uncore Virtual Channel 1 Enable (VC1E) 0 = Disabled.
PAGE 195
Processor Configuration Registers 2.12.10 DMIVC1RSTS—DMI VC1 Resource Status Register This register reports the Virtual Channel specific status. B/D/F/Type: Address Offset: Reset Value: Access: Size: BIOS Optimal Default 2.12.11 0/0/0/DMIBAR 26–27h 0002h RO-V 16 bits 0000h Bit Attr Reset Value 15:2 RO 0h Reserved Virtual Channel 1 Negotiation Pending (VC1NP) 0 = The VC negotiation is complete. 1 = The VC resource is still in the process of negotiation (initialization or disabling).
PAGE 196
Processor Configuration Registers 2.12.12 DMIVCPRCTL—DMI VCp Resource Control Register This register controls the resources associated with the DMI Private Channel (VCp). B/D/F/Type: Address Offset: Reset Value: Access: Size: BIOS Optimal Default Bit 196 Attr 0/0/0/DMIBAR 2C–2Fh 0200_0000h RO, RW 32 bits 00000h Reset Value 31 RW 0b 30:27 RO 0h 26:24 RW 010b 23:8 RO 0h 7 RO 0b RST/ PWR Description Uncore Virtual Channel private Enable (VCPE) 0 = Virtual Channel is disabled.
PAGE 197
Processor Configuration Registers 2.12.13 DMIVCPRSTS—DMI VCp Resource Status Register This register reports the Virtual Channel specific status. B/D/F/Type: Address Offset: Reset Value: Access: Size: BIOS Optimal Default Datasheet, Volume 2 0/0/0/DMIBAR 32–33h 0002h RO-V 16 bits 0000h Bit Attr Reset Value 15:2 RO 0h Reserved Virtual Channel private Negotiation Pending (VCPNP) 0 = The VC negotiation is complete.
PAGE 198
Processor Configuration Registers 2.12.14 DMIESD—DMI Element Self Description Register This register provides information about the root complex element containing this Link Declaration Capability.
PAGE 199
Processor Configuration Registers 2.12.15 DMILE1D—DMI Link Entry 1 Description Register This register provides the first part of a Link Entry that declares an internal link to another Root Complex Element. B/D/F/Type: Address Offset: Reset Value: Access: Size: BIOS Optimal Default Bit 31:24 2.12.
PAGE 200
Processor Configuration Registers 2.12.17 DMILE2D—DMI Link Entry 2 Description Register This register provides the first part of a Link Entry that declares an internal link to another Root Complex Element. B/D/F/Type: Address Offset: Reset Value: Access: Size: BIOS Optimal Default Bit 31:24 2.12.
PAGE 201
Processor Configuration Registers 2.12.19 LCAP—Link Capabilities Register This register indicates DMI specific capabilities. B/D/F/Type: Address Offset: Reset Value: Access: Size: BIOS Optimal Default 0/0/0/DMIBAR 84–87h 0001_2C41h RW-O, RO, RW-OV 32 bits 00002h Bit Attr Reset Value 31:18 RO 0h 17:15 RW-O 010b RST/ PWR Description Reserved Uncore L1 Exit Latency (L1SELAT) This field indicates the length of time this Port requires to complete the transition from L1 to L0.
PAGE 202
Processor Configuration Registers 2.12.20 LCTL—Link Control Register This register allows control of PCI Express link. B/D/F/Type: Address Offset: Reset Value: Access: Size: BIOS Optimal Default Bit Attr Reset Value 15:10 RO 0h Reserved Hardware Autonomous Width Disable (HAWD) When set, this bit disables hardware from changing the Link width for reasons other than attempting to correct unreliable Link operation by reducing Link width.
PAGE 203
Processor Configuration Registers 2.12.21 LSTS—DMI Link Status Register This register indicates DMI status. B/D/F/Type: Address Offset: Reset Value: Access: Size: BIOS Optimal Default 0/0/0/DMIBAR 8A–8Bh 0001h RO-V 16 bits 00h Bit Attr Reset Value 15:12 RO 0h Reserved Link Training (TXTRN) When set, this bit indicates that the Physical Layer TXTSSM is in the Configuration or Recovery state, or that 1b was written to the Retrain Link bit but Link training has not yet begun.
PAGE 204
Processor Configuration Registers 2.12.22 LCTL2—Link Control 2 Register B/D/F/Type: Address Offset: Reset Value: Access: Size: BIOS Optimal Default 0/0/0/DMIBAR 98–99h 0002h RWS, RWS-V 16 bits 0h Bit Attr Reset Value 15:13 RO 0h Reserved 0b Powerg ood Compliance De-emphasis (ComplianceDeemphasis) This bit sets the de-emphasis level in Polling. Compliance state if the entry occurred due to the Enter Compliance bit being 1b. 1 = -3.5 dB 0 = -6 dB When the Link is operating at 2.
PAGE 205
Processor Configuration Registers B/D/F/Type: Address Offset: Reset Value: Access: Size: BIOS Optimal Default Bit Attr 0/0/0/DMIBAR 98–99h 0002h RWS, RWS-V 16 bits 0h Reset Value RST/ PWR Powerg ood 6 5 4 3:0 Datasheet, Volume 2 RWS RWS RWS RWS Description 0b Selectable De-emphasis (selectabledeemphasis) When the Link is operating at 5 GT/s speed, this bit selects the level of de-emphasis. Encodings: 1 = -3.5 dB 0 = -6 dB When the Link is operating at 2.
PAGE 206
Processor Configuration Registers 2.12.23 LSTS2—Link Status 2 Register B/D/F/Type: Address Offset: Reset Value: Access: Size: BIOS Optimal Default Bit Attr Reset Value 15:1 RO 0h Reserved 0b Current De-emphasis Level (CURDELVL) When the Link is operating at 5 GT/s speed, this reflects the level of de-emphasis. 1 = -3.5 dB 0 = -6 dB When the Link is operating at 2.5 GT/s speed, this bit is 0b. 0 2.12.
PAGE 207
Processor Configuration Registers 2.13 MCHBAR Registers in Memory Controller – Channel 0 Table 2-15 lists the registers arranged by address offset. Register bit descriptions are in the sections following the table. Table 2-15. MCHBAR Registers in Memory Controller – Channel 0 Register Address Map Address Offset 2.13.
PAGE 208
Processor Configuration Registers 2.13.2 TC_RAP_C0—Timing of DDR Regular Access Parameters Register This register provides the regular timing parameters in DCLK cycles. B/D/F/Type Address Offset: Reset Value: Access: Size: 2.13.3 0/0/0/MCHBAR MC0 4004–4007h 0010_4044h RW-L 32 bits Bit Attr Reset Value RST/ PWR 31:24 RO 0h 23:16 RW-L 10h 15:12 RW-L 4h Delay Internal WR to RD Transaction This field provides the delay from internal WR transaction to internal RD transaction.
PAGE 209
Processor Configuration Registers 2.13.4 TC_SRFTP_C0—Self-Refresh Timing Parameters Register This register provides Self-refresh timing parameters. B/D/F/Type Address Offset: Reset Value: Access: Size: 2.13.5 0/0/0/MCHBAR MC0 42A4–42A7h 0000_B000h RW-L 32 bits Bit Attr Reset Value RST/ PWR 31:16 RO 0h Reserved 15:12 RW-L Bh Delay From SR Exit to First DDR Command tXS = tRFC+10ns. Setup of tXS_offset is # of cycles for 10 ns.
PAGE 210
Processor Configuration Registers 2.13.6 ECCERRLOG0_C0—ECC Error Log 0 Register B/D/F/Type: Address Offset: Reset Value: Access: Size: BIOS Optimal Default Bit Attr Reset Value RST/ PWR 31:29 ROS-V 000b Powerg ood Error Bank (ERRBANK) This field holds the Bank Address of the read transaction that had the ECC error. 28:27 ROS-V 00b Powerg ood Error Rank (ERRRANK) This field holds the Rank ID of the read transaction that had the ECC error.
PAGE 211
Processor Configuration Registers 2.13.8 TC_RFP_C0—Refresh Parameters Register B/D/F/Type: Address Offset: Default Value: Access: Size: BIOS Optimal Default: 2.13.9 Bit Attr Reset Value 31:18 RO 0h 0/0/0/MCHBAR MC0 4294-4297h 0000_980Fh RW-L 32 bits 0000h RST/ PWR Description Reserved 17:16 RW-L 00b Uncore Double Refresh Control (DOUBLE_REFRESH_CONTROL) This field will allow the double self refresh enable/disable. 00b = Double refresh rate when DRAM is WARM/HOT.
PAGE 212
Processor Configuration Registers 2.14 MCHBAR Registers in Memory Controller – Channel 1 Table 2-16 lists the registers arranged by address offset. Register bit descriptions are in the sections following the table. Table 2-16. MCHBAR Registers in Memory Controller – Channel 1 Register Address Map Address Offset 2.14.
PAGE 213
Processor Configuration Registers 2.14.2 TC_RAP_C1—Timing of DDR Regular Access Parameters Register This register provides the regular timing parameters in DCLK cycles. B/D/F/Type Address Offset: Reset Value: Access: Size: Bit Attr Reset Value 31:24 RO 0h 23:16 RW-L 10h 15:12 RW-L 4h Delay Internal WR to RD Transaction This field provides the delay from internal WR transaction to internal RD transaction. The minimum delay is 4 DCLK cycles, whereas the maximum delay is 8 DCLK cycles.
PAGE 214
Processor Configuration Registers 2.14.4 TC_SRFTP_C1—Self-Refresh Timing Parameters Register This register provides Self-refresh timing parameters. B/D/F/Type Address Offset: Reset Value: Access: Size: 2.14.5 0/0/0/MCHBAR MC1 46A4–46A7h 0000_B000h RW-L 32 bits Bit Attr Reset Value 31:16 RO 0 15:12 RW-L Bh 11:0 RO 0 RST/ PWR Description Reserved Delay From SR Exit to First DDR Command tXS = tRFC+10ns. Setup of tXS_offset is # of cycles for 10 ns.
PAGE 215
Processor Configuration Registers 2.14.6 ECCERRLOG0_C1—ECC Error Log 0 Register B/D/F/Type: Address Offset: Reset Value: Access: Size: BIOS Optimal Default Bit Attr Reset Value RST/ PWR 31:29 ROS-V 000b Powerg ood Error Bank (ERRBANK) This field holds the Bank Address of the read transaction that had the ECC error. 28:27 ROS-V 00b Powerg ood Error Rank (ERRRANK) This field holds the Rank ID of the read transaction that had the ECC error.
PAGE 216
Processor Configuration Registers 2.14.8 TC_RFP_C1—Refresh Parameters Register B/D/F/Type: Address Offset: Default Value: Access: Size: BIOS Optimal Default: 2.14.9 Bit Attr Reset Value 31:18 RO 0h RST/ PWR Description Reserved 17:16 RW-L 00b Uncore Double Refresh Control (DOUBLE_REFRESH_CONTROL) This field will allow the double self refresh enable/disable. 00b = Double refresh rate when DRAM is WARM/HOT. 01b = Force double self refresh regardless of temperature.
PAGE 217
Processor Configuration Registers 2.15 MCHBAR Registers in Memory Controller – Integrated Memory Peripheral Hub (IMPH) Table 2-17 lists the registers arranged by address offset. Register bit descriptions are in the sections following the table. Table 2-17. MCHBAR Registers in Memory Controller – Integrated Memory Peripheral Hub Address Offset 2.15.
PAGE 218
Processor Configuration Registers 2.16 MCHBAR Registers in Memory Controller – Common Table 2-18 lists the registers arranged by address offset. Register bit descriptions are in the sections following the table. Table 2-18. MCHBAR Registers in Memory Controller – Common Register Address Map Address Offset 2.16.
PAGE 219
Processor Configuration Registers 2.16.2 MAD_DIMM_ch0—Address Decode Channel 0 Register This register defines channel characteristics—number of DIMMs, number of ranks, size, ECC, interleave options, and ECC options.
PAGE 220
Processor Configuration Registers 2.16.3 MAD_DIMM_ch1—Address Decode Channel 1 Register This register defines channel characteristics—number of DIMMs, number of ranks, size, ECC, interleave options, and ECC options.
PAGE 221
Processor Configuration Registers 2.16.4 PM_SREF_config—Self Refresh Configuration Register This self refresh mode control register defines if and when DDR can go into SR. B/D/F/Type: Address Offset: Reset Value: Access: Size: BIOS Optimal Default 0/0/0/MCHBAR_MCMAIN 5060–5063h 0001_00FFh RW-L 32 bits 0000h Bit Attr Reset Value 31:15 RO 0h 16 RW-L 1 15:0 Datasheet, Volume 2 RW-L 00FFh RST/ PWR Description Reserved Uncore Self-refresh Enable This control bit is an INTEL RESERVED register.
PAGE 222
Processor Configuration Registers 2.17 Memory Controller MMIO Registers Broadcast Group Table 2-19 lists the registers arranged by address offset. Register bit descriptions are in the sections following the table. Table 2-19. Memory Controller MMIO Registers Broadcast Group Register Address Map Address Offset 2.17.
PAGE 223
Processor Configuration Registers 2.17.2 ECCERRLOG0—ECC Error Log 0 Register B/D/F/Type: Address Offset: Reset Value: Access: Size: BIOS Optimal Default Bit Attr Reset Value RST/ PWR 31:29 ROS-V 000b Powerg ood Error Bank (ERRBANK) This field holds the Bank Address of the read transaction that had the ECC error. 28:27 ROS-V 00b Powerg ood Error Rank (ERRRANK) This field holds the Rank ID of the read transaction that had the ECC error.
PAGE 224
Processor Configuration Registers 2.17.4 PM_CMD_PWR—Power Management Command Power Register This register defines the power contribution of each command - ACT+PRE, CAS-read and CAS write. Assumption is that the ACT is always followed by a PRE (although not immediately), and REF commands are issued in a fixed rate and there is no need to count them. The register has three 8-bit fields.
PAGE 225
Processor Configuration Registers 2.18 Integrated Graphics VT-d Remapping Engine Registers Table 2-20 lists the registers arranged by address offset. Register bit descriptions are in the sections following the table. Table 2-20.
PAGE 226
Processor Configuration Registers Table 2-20. Integrated Graphics VT-d Remapping Engine Register Address Map (Sheet 2 of 2) 2.18.
PAGE 227
Processor Configuration Registers 2.18.2 CAP_REG—Capability Register This register reports general remapping hardware capabilities. B/D/F/Type: Address Offset: Reset Value: Access: Size: BIOS Optimal Default 0/0/0/GFXVTBAR 8–Fh 00C0_0000_20E6_0262h RO 64 bits 000h Bit Attr Reset Value 63:56 RO 0h 55 RO 1b Uncore DMA Read Draining (DRD) 0 = Hardware does not support draining of DMA read requests. 1 = Hardware supports draining of DMA read requests.
PAGE 228
Processor Configuration Registers B/D/F/Type: Address Offset: Reset Value: Access: Size: BIOS Optimal Default Bit 23 22 RO RO Reset Value 1b 1b 21:16 RO 100110b 15:13 RO 0h 12:8 228 Attr 0/0/0/GFXVTBAR 8–Fh 00C0_0000_20E6_0262h RO 64 bits 000h RO 00010b RST/ PWR Description Uncore Isochrony (ISOCH) 0 = Remapping hardware unit has no critical isochronous requesters in its scope. 1 = Remapping hardware unit has one or more critical isochronous requesters in its scope.
PAGE 229
Processor Configuration Registers B/D/F/Type: Address Offset: Reset Value: Access: Size: BIOS Optimal Default Bit Reset Value RST/ PWR Description 7 RO 0b Uncore Caching Mode (CM) 0 = Not-present and erroneous entries are not cached in any of the remapping caches. Invalidations are not required for modifications to individual not present or invalid entries.
PAGE 230
Processor Configuration Registers 2.18.3 ECAP_REG—Extended Capability Register This register reports remapping hardware extended capabilities.
PAGE 231
Processor Configuration Registers B/D/F/Type: Address Offset: Reset Value: Access: Size: BIOS Optimal Default Bit Attr Reset Value RST/ PWR 1 RO-V 1b Uncore Queued Invalidation Support (QI) 0 = Hardware does Not support queued invalidations. 1 = Hardware supports queued invalidations. Uncore Coherency (C) This field indicates if hardware access to the root, context, pagetable and interrupt-remap structures are coherent (snooped) or not.
PAGE 232
Processor Configuration Registers 2.18.4 GCMD_REG—Global Command Register This register controls remapping hardware. If multiple control fields in this register need to be modified, software must serialize the modifications through multiple writes to this register.
PAGE 233
Processor Configuration Registers B/D/F/Type: Address Offset: Reset Value: Access: Size: BIOS Optimal Default Bit 29 28 27 26 Datasheet, Volume 2 Attr RO RO RO WO 0/0/0/GFXVTBAR 18–1Bh 0000_0000h RO, WO 32 bits 000000h Reset Value 0b 0b 0b 0b RST/ PWR Description Uncore Set Fault Log (SFL) This field is valid only for implementations supporting advanced fault logging. Software sets this field to request hardware to set/update the fault-log pointer used by hardware.
PAGE 234
Processor Configuration Registers B/D/F/Type: Address Offset: Reset Value: Access: Size: BIOS Optimal Default Bit 25 24 234 Attr WO WO 0/0/0/GFXVTBAR 18–1Bh 0000_0000h RO, WO 32 bits 000000h Reset Value 0b 0b 23 WO 0b 22:0 RO 0h RST/ PWR Description Uncore Interrupt Remapping Enable (IRE) This field is valid only for implementations supporting interrupt remapping.
PAGE 235
Processor Configuration Registers 2.18.5 GSTS_REG—Global Status Register This register reports general remapping hardware status. B/D/F/Type: Address Offset: Reset Value: Access: Size: BIOS Optimal Default Bit 31 30 29 28 RO-V RO-V RO RO Reset Value 0b 0b 0b 0b RST/ PWR Description Uncore Translation Enable Status (TES) This field indicates the status of DMA-remapping hardware.
PAGE 236
Processor Configuration Registers B/D/F/Type: Address Offset: Reset Value: Access: Size: BIOS Optimal Default Bit 2.18.6 Attr 0/0/0/GFXVTBAR 1C–1Fh 0000_0000h RO, RO-V 32 bits 000000h Reset Value 23 RO-V 0b 22:0 RO 0h RST/ PWR Description Uncore Compatibility Format Interrupt Status (CFIS) This field indicates the status of Compatibility format interrupts on Intel 64 implementations supporting interrupt-remapping.
PAGE 237
Processor Configuration Registers 2.18.7 CCMD_REG—Context Command Register This register manages context cache. The act of writing the upper most byte of the CCMD_REG with the ICC field set causes the hardware to perform the context-cache invalidation.
PAGE 238
Processor Configuration Registers B/D/F/Type: Address Offset: Reset Value: Access: Size: BIOS Optimal Default Bit Reset Value RST/ PWR Description Uncore Context Actual Invalidation Granularity (CAIG) Hardware reports the granularity at which an invalidation request was processed through the CAIG field at the time of reporting invalidation completion (by clearing the ICC field). The following are the encodings for this field: 00 = Reserved. 01 = Global Invalidation performed.
PAGE 239
Processor Configuration Registers 2.18.8 FSTS_REG—Fault Status Register This register indicates the various error status. B/D/F/Type: Address Offset: Reset Value: Access: Size: BIOS Optimal Default 0/0/0/GFXVTBAR 34–37h 0000_0000h RO, ROS-V, RW1CS 32 bits 00000h Bit Attr Reset Value 31:16 RO 0h Description Reserved Powerg ood Fault Record Index (FRI) This field is valid only when the PPF field is set.
PAGE 240
Processor Configuration Registers B/D/F/Type: Address Offset: Reset Value: Access: Size: BIOS Optimal Default Bit 1 0 240 Attr ROS-V RW1CS 0/0/0/GFXVTBAR 34–37h 0000_0000h RO, ROS-V, RW1CS 32 bits 00000h Reset Value RST/ PWR Description 0b Powerg ood Primary Pending Fault (PPF) This bit indicates if there are one or more pending faults logged in the fault recording registers.
PAGE 241
Processor Configuration Registers 2.18.9 FECTL_REG—Fault Event Control Register This register specifies the fault event interrupt message control bits. B/D/F/Type: Address Offset: Reset Value: Access: Size: BIOS Optimal Default Bit 31 Datasheet, Volume 2 Attr RW 0/0/0/GFXVTBAR 38–3Bh 8000_0000h RW, RO-V 32 bits 00000000h Reset Value 1b 30 RO-V 0h 29:0 RO 0h RST/ PWR Description Uncore Interrupt Mask (IM) 0 = No masking of interrupt.
PAGE 242
Processor Configuration Registers 2.18.10 FEDATA_REG—Fault Event Data Register This register specifies the interrupt message data. B/D/F/Type: Address Offset: Reset Value: Access: Size: Bit 2.18.11 Attr 0/0/0/GFXVTBAR 3C–3Fh 0000_0000h RW 32 bits Reset Value RST/ PWR Description 31:16 RW 0000h Uncore Extended Interrupt Message Data (EIMD) This field is valid only for implementations supporting 32-bit interrupt data fields.
PAGE 243
Processor Configuration Registers 2.18.13 AFLOG_REG—Advanced Fault Log Register This register specifies the base address of the memory-resident fault-log region. This register is treated as RsvdZ for implementations not supporting advanced translation fault logging (AFL field reported as 0 in the Capability register).
PAGE 244
Processor Configuration Registers 2.18.14 PMEN_REG—Protected Memory Enable Register This register enables the DMA-protected memory regions setup through the PLMBASE, PLMLIMT, PHMBASE, PHMLIMIT registers. This register is always treated as RO for implementations not supporting protected memory regions (PLMR and PHMR fields reported as Clear in the Capability register). Protected memory regions may be used by software to securely initialize remapping structures in memory.
PAGE 245
Processor Configuration Registers 2.18.15 PLMBASE_REG—Protected Low-Memory Base Register This register sets up the base address of DMA-protected low-memory region below 4 GB. This register must be set up before enabling protected memory through PMEN_REG, and must not be updated when protected memory regions are enabled. This register is always treated as RO for implementations not supporting protected low memory region (PLMR field reported as Clear in the Capability register).
PAGE 246
Processor Configuration Registers 2.18.16 PLMLIMIT_REG—Protected Low-Memory Limit Register This register sets up the limit address of DMA-protected low-memory region below 4 GB. This register must be set up before enabling protected memory through PMEN_REG, and must not be updated when protected memory regions are enabled. This register is always treated as RO for implementations not supporting protected low memory region (PLMR field reported as Clear in the Capability register).
PAGE 247
Processor Configuration Registers 2.18.17 PHMBASE_REG—Protected High-Memory Base Register This register sets up the base address of DMA-protected high-memory region. This register must be set up before enabling protected memory through PMEN_REG, and must not be updated when protected memory regions are enabled. This register is always treated as RO for implementations not supporting protected high memory region (PHMR field reported as Clear in the Capability register).
PAGE 248
Processor Configuration Registers 2.18.18 PHMLIMIT_REG—Protected High-Memory Limit Register This register sets up the limit address of DMA-protected high-memory region. This register must be set up before enabling protected memory through PMEN_REG, and must not be updated when protected memory regions are enabled. This register is always treated as RO for implementations not supporting protected high memory region (PHMR field reported as Clear in the Capability register).
PAGE 249
Processor Configuration Registers 2.18.19 IQH_REG—Invalidation Queue Head Register This register indicates the invalidation queue head. This register is treated as RsvdZ by implementations reporting Queued Invalidation (QI) as not supported in the Extended Capability register. B/D/F/Type: Address Offset: Reset Value: Access: Size: BIOS Optimal Default 2.18.
PAGE 250
Processor Configuration Registers 2.18.21 IQA_REG—Invalidation Queue Address Register This register configures the base address and size of the invalidation queue. This register is treated as RsvdZ by implementations reporting Queued Invalidation (QI) as not supported in the Extended Capability register.
PAGE 251
Processor Configuration Registers 2.18.23 IECTL_REG—Invalidation Event Control Register This register specifies the invalidation event interrupt control bits. This register is treated as RsvdZ by implementations reporting Queued Invalidation (QI) as not supported in the Extended Capability register.
PAGE 252
Processor Configuration Registers 2.18.24 IEDATA_REG—Invalidation Event Data Register This register specifies the Invalidation Event interrupt message data. This register is treated as RsvdZ by implementations reporting Queued Invalidation (QI) as not supported in the Extended Capability register. B/D/F/Type: Address Offset: Reset Value: Access: Size: Bit 2.18.
PAGE 253
Processor Configuration Registers 2.18.26 IRTA_REG—Interrupt Remapping Table Address Register This register provides the base address of Interrupt remapping table. This register is treated as RsvdZ by implementations reporting Interrupt Remapping (IR) as not supported in the Extended Capability register.
PAGE 254
Processor Configuration Registers 2.18.27 IVA_REG—Invalidate Address Register This register provides the DMA address whose corresponding IOTLB entry needs to be invalidated through the corresponding IOTLB Invalidate register. This register is a write only register.
PAGE 255
Processor Configuration Registers 2.18.28 IOTLB_REG—IOTLB Invalidate Register This register invalidates the IOTLB. The act of writing the upper byte of the IOTLB_REG with IVT bit set causes the hardware to perform the IOTLB invalidation.
PAGE 256
Processor Configuration Registers B/D/F/Type: Address Offset: Reset Value: Access: Size: BIOS Optimal Default Bit Reset Value RST/ PWR Description Uncore IOTLB Actual Invalidation Granularity (IAIG) Hardware reports the granularity at which an invalidation request was processed through this field when reporting invalidation completion (by clearing the IVT field). The following are the encodings for this field. 00 = Reserved.
PAGE 257
Processor Configuration Registers 2.18.29 FRCDL_REG—Fault Recording Low Register This register records fault information when primary fault logging is active. Hardware reports the number and location of fault recording registers through the Capability register. This register is relevant only for primary fault logging. This register is sticky and can be cleared only through power good reset or by software clearing the RW1C fields by writing a 1.
PAGE 258
Processor Configuration Registers 2.18.30 FRCDH_REG—Fault Recording High Register This register records fault information when primary fault logging is active. Hardware reports the number and location of fault recording registers through the Capability register. This register is relevant only for primary fault logging. This register is sticky and can be cleared only through power good reset or by software clearing the RW1C fields by writing a 1.
PAGE 259
Processor Configuration Registers 2.18.31 VTPOLICY—DMA Remap Engine Policy Control Register This register contains all the policy bits related to the DMA remap engine.
PAGE 260
Processor Configuration Registers 2.19 PCU MCHBAR Registers Table 2-21 lists the registers arranged by address offset. Register bit descriptions are in the sections following the table. Table 2-21.
PAGE 261
Processor Configuration Registers 2.19.1 MEM_TRML_ESTIMATION_CONFIG—Memory Thermal Estimation Configuration Register This register contains configuration regarding VTS temperature estimation calculations that are done by PCODE.
PAGE 262
Processor Configuration Registers 2.19.2 MEM_TRML_THRESHOLDS_CONFIG—Memory Thermal Thresholds Configuration Register This register describes the thresholds for the memory thermal management in the MC. • The warm threshold defines when self-refresh is at double rate. Throttling can also be applied at this threshold based on the configuration in the MC. • The hot threshold defines what the acceptable limit of the temperature is. When this threshold is crossed, severe throttling takes place.
PAGE 263
Processor Configuration Registers 2.19.3 MEM_TRML_STATUS_REPORT—Memory Thermal Status Report Register This register reports the thermal status of DRAM.
PAGE 264
Processor Configuration Registers 2.19.4 MEM_TRML_TEMPERATURE_REPORT—Memory Thermal Temperature Report Register This register is used to report the estimated thermal status of the memory. The Channel VTS estimated maximum temperature field is used to report the estimated maximum temperature of all ranks. B/D/F/Type: Address Offset: Reset Value: Access: Size: BIOS Optimal Default Bit 2.19.
PAGE 265
Processor Configuration Registers 2.19.6 GT_PERF_STATUS—GT Performance Status Register P-state encoding for the Secondary Power Plane's current PLL frequency and the current VID. B/D/F/Type: Address Offset: Default Value: Access: Size: BIOS Optimal Default 2.19.7 0/0/0/MCHBAR PCU 5948-594Bh 0000_0000h RO-V 32 bits 0000h Bit Attr Reset Value 31:16 RO 0h 15:8 RO-V 00h Uncore RP-State Ratio (RP_STATE_RATIO) Ratio of the current RP-state.
PAGE 266
Processor Configuration Registers 2.19.8 SSKPD—Sticky Scratchpad Data Register This register holds 64 writable bits with no functionality behind them. It is for the convenience of BIOS and graphics drivers.
PAGE 267
Processor Configuration Registers B/D/F/Type: Address Offset: Reset Value: Access: Size: Bit Reset Value RST/ PWR Description 13:8 RWS 000000b Powerg ood Self Refresh Latency Time (WM1) Number of microseconds to access memory if memory is in Self Refresh (0.5 us granularity). 00h = 0 us 01h = 0.5 us 02h = 1 us ... 3Fh = 31.5 us NOTE: The value in this field corresponds to the memory latency requested to the Display Engine when Memory is in Self Refresh.
PAGE 268
Processor Configuration Registers 2.20 PXPEPBAR Registers Table 2-22 lists the registers arranged by address offset. Register bit descriptions are in the sections following the table. Table 2-22. PXPEPBAR Register Address Map 2.20.
PAGE 269
Processor Configuration Registers 2.21 Default PEG/DMI VT-d Remapping Engine Registers Table 2-23 lists the registers arranged by address offset. Register bit descriptions are in the sections following the table. Table 2-23.
PAGE 270
Processor Configuration Registers Table 2-23.
PAGE 271
Processor Configuration Registers 2.21.2 CAP_REG—Capability Register This register reports general remapping hardware capabilities. B/D/F/Type: Address Offset: Reset Value: Access: Size: BIOS Optimal Default 0/0/0/VC0PREMAP 8–Fh 00C9_0080_2066_0262h RO 64 bits 000h Bit Attr Reset Value 63:56 RO 0h 55 RO 1b Uncore DMA Read Draining (DRD) 0 = Hardware does Not support draining of DMA read requests. 1 = Hardware supports draining of DMA read requests.
PAGE 272
Processor Configuration Registers B/D/F/Type: Address Offset: Reset Value: Access: Size: BIOS Optimal Default Bit 23 22 RO RO Reset Value 0b 1b 21:16 RO 100110b 15:13 RO 0h 12:8 272 Attr RO 00010b 0/0/0/VC0PREMAP 8–Fh 00C9_0080_2066_0262h RO 64 bits 000h RST/ PWR Description Uncore Isochrony (ISOCH) 0 = Remapping hardware unit has no critical isochronous requesters in its scope. 1 = Remapping hardware unit has one or more critical isochronous requesters in its scope.
PAGE 273
Processor Configuration Registers B/D/F/Type: Address Offset: Reset Value: Access: Size: BIOS Optimal Default Bit Reset Value RST/ PWR Description 7 RO 0b Uncore Caching Mode (CM) 0 = Not-present and erroneous entries are Not cached in any of the remapping caches. Invalidations are not required for modifications to individual not present or invalid entries.
PAGE 274
Processor Configuration Registers 2.21.3 ECAP_REG—Extended Capability Register This register reports remapping hardware extended capabilities.
PAGE 275
Processor Configuration Registers B/D/F/Type: Address Offset: Reset Value: Access: Size: BIOS Optimal Default Bit Attr Reset Value RST/ PWR 1 RO-V 1b Uncore Queued Invalidation Support (QI) 0 = Hardware does not support queued invalidations. 1 = Hardware supports queued invalidations. Uncore Coherency (C) This field indicates if hardware access to the root, context, pagetable and interrupt-remap structures are coherent (snooped) or not.
PAGE 276
Processor Configuration Registers B/D/F/Type: Address Offset: Reset Value: Access: Size: BIOS Optimal Default Bit 30 29 28 276 Attr WO RO RO 0/0/0/VC0PREMAP 18–1Bh 0000_0000h WO, RO 32 bits 00_0000h Reset Value 0b 0b 0b RST/ PWR Description Uncore Set Root Table Pointer (SRTP) Software sets this field to set/update the root-entry table pointer used by hardware. The root-entry table pointer is specified through the Root-entry Table Address (RTA_REG) register.
PAGE 277
Processor Configuration Registers B/D/F/Type: Address Offset: Reset Value: Access: Size: BIOS Optimal Default Bit 27 26 25 Datasheet, Volume 2 Attr RO WO WO 0/0/0/VC0PREMAP 18–1Bh 0000_0000h WO, RO 32 bits 00_0000h Reset Value 0b 0b 0b RST/ PWR Description Uncore Write Buffer Flush (WBF) This bit is valid only for implementations requiring write buffer flushing. Software sets this field to request that hardware flush the RootComplex internal write buffers.
PAGE 278
Processor Configuration Registers B/D/F/Type: Address Offset: Reset Value: Access: Size: BIOS Optimal Default Bit 24 278 Attr WO 0/0/0/VC0PREMAP 18–1Bh 0000_0000h WO, RO 32 bits 00_0000h Reset Value 0b 23 WO 0b 22:0 RO 0h RST/ PWR Description Uncore Set Interrupt Remap Table Pointer (SIRTP) This field is valid only for implementations supporting interruptremapping. Software sets this field to set/update the interrupt remapping table pointer used by hardware.
PAGE 279
Processor Configuration Registers 2.21.5 GSTS_REG—Global Status Register This register reports general remapping hardware status. B/D/F/Type: Address Offset: Reset Value: Access: Size: BIOS Optimal Default Bit 31 30 29 28 RO-V RO-V RO RO Reset Value 0b 0b 0b 0b RST/ PWR Description Uncore Translation Enable Status (TES) This bit indicates the status of DMA-remapping hardware.
PAGE 280
Processor Configuration Registers B/D/F/Type: Address Offset: Reset Value: Access: Size: BIOS Optimal Default Bit 2.21.6 Attr 0/0/0/VC0PREMAP 1C–1Fh 0000_0000h RO, RO-V 32 bits 00_0000h Reset Value 23 RO-V 0b 22:0 RO 0h RST/ PWR Description Uncore Compatibility Format Interrupt Status (CFIS) This field indicates the status of Compatibility format interrupts on Intel 64 implementations supporting interrupt-remapping.
PAGE 281
Processor Configuration Registers 2.21.7 CCMD_REG—Context Command Register This register manages context cache. The act of writing the upper most byte of the CCMD_REG with the ICC field set causes the hardware to perform the context-cache invalidation.
PAGE 282
Processor Configuration Registers B/D/F/Type: Address Offset: Reset Value: Access: Size: BIOS Optimal Default Bit Reset Value RST/ PWR Description Uncore Context Actual Invalidation Granularity (CAIG) Hardware reports the granularity at which an invalidation request was processed through the CAIG field at the time of reporting invalidation completion (by clearing the ICC field). The following are the encodings for this field: 00 = Reserved. 01 = Global Invalidation performed.
PAGE 283
Processor Configuration Registers 2.21.8 FSTS_REG—Fault Status Register This register indicates the various error status. B/D/F/Type: Address Offset: Reset Value: Access: Size: BIOS Optimal Default 0/0/0/VC0PREMAP 34–37h 0000_0000h RW1CS, ROS-V, RO 32 bits 0_0000h Bit Attr Reset Value 31:16 RO 0h Description Reserved Powerg ood Fault Record Index (FRI) This field is valid only when the PPF field is Set.
PAGE 284
Processor Configuration Registers B/D/F/Type: Address Offset: Reset Value: Access: Size: BIOS Optimal Default Bit 1 0 284 Attr ROS-V RW1CS 0/0/0/VC0PREMAP 34–37h 0000_0000h RW1CS, ROS-V, RO 32 bits 0_0000h Reset Value RST/ PWR Description 0b Powerg ood Primary Pending Fault (PPF) This field indicates if there are one or more pending faults logged in the fault recording registers.
PAGE 285
Processor Configuration Registers 2.21.9 FECTL_REG—Fault Event Control Register This register specifies the fault event interrupt message control bits. B/D/F/Type: Address Offset: Reset Value: Access: Size: BIOS Optimal Default Bit 31 Datasheet, Volume 2 Attr RW 0/0/0/VC0PREMAP 38-3Bh 8000_0000h RW, RO-V 32 bits 0000_0000h Reset Value 1b 30 RO-V 0h 29:0 RO 0h RST/ PWR Description Uncore Interrupt Mask (IM) 0 = No masking of interrupt.
PAGE 286
Processor Configuration Registers 2.21.10 FEDATA_REG—Fault Event Data Register This register specifies the interrupt message data. B/D/F/Type: Address Offset: Reset Value: Access: Size: Bit 2.21.11 Attr 0/0/0/VC0PREMAP 3C–3Fh 0000_0000h RW 32 bits Reset Value RST/ PWR Description 31:16 RW 0000h Uncore Extended Interrupt Message Data (EIMD) This field is valid only for implementations supporting 32-bit interrupt data fields.
PAGE 287
Processor Configuration Registers 2.21.13 AFLOG_REG—Advanced Fault Log Register This register specifies the base address of the memory-resident fault-log region. This register is treated as RsvdZ for implementations not supporting advanced translation fault logging (AFL field reported as 0 in the Capability register).
PAGE 288
Processor Configuration Registers 2.21.14 PMEN_REG—Protected Memory Enable Register This register enables the DMA-protected memory regions setup through the PLMBASE, PLMLIMT, PHMBASE, PHMLIMIT registers. This register is always treated as RO for implementations not supporting protected memory regions (PLMR and PHMR fields reported as Clear in the Capability register). Protected memory regions may be used by software to securely initialize remapping structures in memory.
PAGE 289
Processor Configuration Registers 2.21.15 PLMBASE_REG—Protected Low-Memory Base Register This register sets up the base address of DMA-protected low-memory region below 4 GB. This register must be set up before enabling protected memory through PMEN_REG, and must not be updated when protected memory regions are enabled. This register is always treated as RO for implementations not supporting protected low memory region (PLMR field reported as Clear in the Capability register).
PAGE 290
Processor Configuration Registers 2.21.16 PLMLIMIT_REG—Protected Low-Memory Limit Register This register sets up the limit address of DMA-protected low-memory region below 4 GB. This register must be set up before enabling protected memory through PMEN_REG, and must not be updated when protected memory regions are enabled. This register is always treated as RO for implementations not supporting protected low memory region (PLMR field reported as Clear in the Capability register).
PAGE 291
Processor Configuration Registers 2.21.17 PHMBASE_REG—Protected High-Memory Base Register This register sets up the base address of DMA-protected high-memory region. This register must be set up before enabling protected memory through PMEN_REG, and must not be updated when protected memory regions are enabled. This register is always treated as RO for implementations not supporting protected high memory region (PHMR field reported as Clear in the Capability register).
PAGE 292
Processor Configuration Registers 2.21.18 PHMLIMIT_REG—Protected High-Memory Limit Register This register sets up the limit address of DMA-protected high-memory region. This register must be set up before enabling protected memory through PMEN_REG, and must not be updated when protected memory regions are enabled. This register is always treated as RO for implementations not supporting protected high memory region (PHMR field reported as Clear in the Capability register).
PAGE 293
Processor Configuration Registers 2.21.19 IQH_REG—Invalidation Queue Head Register Register indicating the invalidation queue head. This register is treated as RsvdZ by implementations reporting Queued Invalidation (QI) as not supported in the Extended Capability register. B/D/F/Type: Address Offset: Reset Value: Access: Size: BIOS Optimal Default 2.21.
PAGE 294
Processor Configuration Registers 2.21.21 IQA_REG—Invalidation Queue Address Register This register configures the base address and size of the invalidation queue. This register is treated as RsvdZ by implementations reporting Queued Invalidation (QI) as not supported in the Extended Capability register.
PAGE 295
Processor Configuration Registers 2.21.23 IECTL_REG—Invalidation Event Control Register This register specifies the invalidation event interrupt control bits. This register is treated as RsvdZ by implementations reporting Queued Invalidation (QI) as not supported in the Extended Capability register.
PAGE 296
Processor Configuration Registers 2.21.24 IEDATA_REG—Invalidation Event Data Register This register specifies the Invalidation Event interrupt message data. This register is treated as RsvdZ by implementations reporting Queued Invalidation (QI) as not supported in the Extended Capability register. B/D/F/Type: Address Offset: Reset Value: Access: Size: Bit 2.21.
PAGE 297
Processor Configuration Registers 2.21.26 IEUADDR_REG—Invalidation Event Upper Address Register This register specifies the Invalidation Event interrupt message upper address. B/D/F/Type: Address Offset: Reset Value: Access: Size: Bit 31:0 2.21.
PAGE 298
Processor Configuration Registers 2.21.28 IVA_REG—Invalidate Address Register This register provides the DMA address whose corresponding IOTLB entry needs to be invalidated through the corresponding IOTLB Invalidate register. This register is a write only register.
PAGE 299
Processor Configuration Registers 2.21.29 IOTLB_REG—IOTLB Invalidate Register Register to invalidate IOTLB. The act of writing the upper byte of the IOTLB_REG with IVT field Set causes the hardware to perform the IOTLB invalidation.
PAGE 300
Processor Configuration Registers B/D/F/Type: Address Offset: Reset Value: Access: Size: BIOS Optimal Default Bit Attr 0/0/0/VC0PREMAP 108–10Fh 0000_0000_0000_0000h RW, RO-V, RW-V 64 bits 0_0000_0000_0000h Reset Value RST/ PWR Description Uncore IOTLB Actual Invalidation Granularity (IAIG) Hardware reports the granularity at which an invalidation request was processed through this field when reporting invalidation completion (by clearing the IVT field).