Manualshelf

Specification Sheet

ManualsBrandsINTEL ManualsPC ComponentsWOF processor Core i7 i7-7700K 4 x 4.2 GHz Q
61626364656667686970
Host Bridge/DRAM Registers
74 Datasheet, Volume 2 of 2
3.17 PCI Express Register Range Base Address
(PCIEXBAR)—Offset 60h
This is the base address for the PCI Express configuration space. This window of
addresses contains the 4KB of configuration space for each PCI Express device that can
potentially be part of the PCI Express Hierarchy associated with the Uncore. There is no
actual physical memory within this window of up to 256MB that can be addressed. The
actual size of this range is determined by a field in this register.
Each PCI Express Hierarchy requires a PCI Express BASE register. The Uncore supports
one PCI Express Hierarchy. The region reserved by this register does not alias to any
PCI2.3 compliant memory mapped space. For example, the range reserved for
MCHBAR is outside of PCIEXBAR space.
On reset, this register is disabled and should be enabled by writing a 1 to the enable
field in this register. This base address shall be assigned on a boundary consistent with
the number of buses (defined by the length field in this register), above TOLUD and still
within 39-bit addressable memory space.
The PCI Express Base Address cannot be less than the maximum address written to the
Top of physical memory register (TOLUD). Software should guarantee that these ranges
do not overlap with known ranges located above TOLUD.
Software should ensure that the sum of the length of the enhanced configuration region
+ TOLUD + any other known ranges reserved above TOLUD is not greater than the 39-
bit addressable limit of 512GB. In general, system implementation and the number of
PCI/PCI Express/PCI-X buses supported in the hierarchy will dictate the length of the
region.
All the bits in this register are locked in Intel TXT mode.
Access Method
Default: 0h
Type: CFG
(Size: 64 bits)
Offset: [B:0, D:0, F:0] + 60h
6
3
6
0
5
6
5
2
4
8
4
4
4
0
3
6
3
2
2
8
2
4
2
0
1
6
1
2
8
4
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
RSVD
PCIEXBAR
ADMSK128
ADMSK64
RSVD
LENGTH
PCIEXBAREN