Manualshelf

Specification Sheet

ManualsBrandsINTEL ManualsPC ComponentsWOF processor Core i7 i7-7700K 4 x 4.2 GHz Q
121122123124125126127128129130
DMIBAR Registers
138 Datasheet, Volume 2 of 2
6 DMIBAR Registers
Table 6-1. Summary of Bus: 0, Device: 0, Function: 0 (MEM)
Offset
Size
(Bytes)
Register Name (Register Symbol)
Default
Value
0–3h 4 DMI Virtual Channel Enhanced Capability (DMIVCECH)—Offset 0h 4010002h
4–7h 4 DMI Port VC Capability Register 1 (DMIPVCCAP1)—Offset 4h 0h
8–Bh 4 DMI Port VC Capability Register 2 (DMIPVCCAP2)—Offset 8h 0h
C–Dh 2 DMI Port VC Control (DMIPVCCTL)—Offset Ch 0h
10–13h 4 DMI VC0 Resource Capability (DMIVC0RCAP)—Offset 10h 1h
14–17h 4 DMI VC0 Resource Control (DMIVC0RCTL)—Offset 14h 8000017Fh
1A–1Bh 2 DMI VC0 Resource Status (DMIVC0RSTS)—Offset 1Ah 2h
1C–1Fh 4 DMI VC1 Resource Capability (DMIVC1RCAP)—Offset 1Ch 8001h
20–23h 4 DMI VC1 Resource Control (DMIVC1RCTL)—Offset 20h 1000100h
26–27h 2 DMI VC1 Resource Status (DMIVC1RSTS)—Offset 26h 2h
34–37h 4 DMI VCm Resource Capability (DMIVCMRCAP)—Offset 34h 8000h
38–3Bh 4 DMI VCm Resource Control (DMIVCMRCTL)—Offset 38h 7000180h
3E–3Fh 2 DMI VCm Resource Status (DMIVCMRSTS)—Offset 3Eh 2h
40–43h 4 DMI Root Complex Link Declaration (DMIRCLDECH)—Offset 40h 8010005h
44–47h 4 DMI Element Self Description (DMIESD)—Offset 44h 1000202h
50–53h 4 DMI Link Entry 1 Description (DMILE1D)—Offset 50h 0h
58–5Bh 4 DMI Link Entry 1 Address (DMILE1A)—Offset 58h 0h
5C–5Fh 4 DMI Link Upper Entry 1 Address (DMILUE1A)—Offset 5Ch 0h
60–63h 4 DMI Link Entry 2 Description (DMILE2D)—Offset 60h 0h
68–6Bh 4 DMI Link Entry 2 Address (DMILE2A)—Offset 68h 0h
84–87h 4 Link Capabilities (LCAP)—Offset 84h 41AC43h
88–89h 2 Link Control (LCTL)—Offset 88h 0h
8A–8Bh 2 DMI Link Status (LSTS)—Offset 8Ah 1h
98–99h 2 Link Control 2 (LCTL2)—Offset 98h 1h
9A–9Bh 2 Link Status 2 (LSTS2)—Offset 9Ah 0h
1C4–1C7h 4 DMI Uncorrectable Error Status (DMIUESTS)—Offset 1C4h 0h
1C8–1CBh 4 DMI Uncorrectable Error Mask (DMIUEMSK)—Offset 1C8h 0h
1CC–1CFh 4 DMI Uncorrectable Error Severity (DMIUESEV)—Offset 1CCh 60010h
1D0–1D3h 4 DMI Correctable Error Status (DMICESTS)—Offset 1D0h 0h
1D4–1D7h 4 DMI Correctable Error Mask (DMICEMSK)—Offset 1D4h 2000h