Datasheet
Pin Lists and Signal Descriptions
Intel
®
Pentium
®
4 Processor on 0.13 Micron Process Datasheet 47
D33# N22 Source Synch Input/Output
D34# P21 Source Synch Input/Output
D35# M24 Source Synch Input/Output
D36# N23 Source Synch Input/Output
D37# M26 Source Synch Input/Output
D38# N26 Source Synch Input/Output
D39# N25 Source Synch Input/Output
D40# R21 Source Synch Input/Output
D41# P24 Source Synch Input/Output
D42# R25 Source Synch Input/Output
D43# R24 Source Synch Input/Output
D44# T26 Source Synch Input/Output
D45# T25 Source Synch Input/Output
D46# T22 Source Synch Input/Output
D47# T23 Source Synch Input/Output
D48# U26 Source Synch Input/Output
D49# U24 Source Synch Input/Output
D50# U23 Source Synch Input/Output
D51# V25 Source Synch Input/Output
D52# U21 Source Synch Input/Output
D53# V22 Source Synch Input/Output
D54# V24 Source Synch Input/Output
D55# W26 Source Synch Input/Output
D56# Y26 Source Synch Input/Output
D57# W25 Source Synch Input/Output
D58# Y23 Source Synch Input/Output
D59# Y24 Source Synch Input/Output
D60# Y21 Source Synch Input/Output
D61# AA25 Source Synch Input/Output
D62# AA22 Source Synch Input/Output
D63# AA24 Source Synch Input/Output
DBI0# E21 Source Synch Input/Output
DBI1# G25 Source Synch Input/Output
DBI2# P26 Source Synch Input/Output
DBI3# V21 Source Synch Input/Output
DBR# AE25 Power/Other Output
DBSY# H5 Common Clock Input/Output
DEFER# E2 Common Clock Input
DP0# J26 Common Clock Input/Output
DP1# K25 Common Clock Input/Output
DP2# K26 Common Clock Input/Output
DP3# L25 Common Clock Input/Output
DRDY# H2 Common Clock Input/Output
DSTBN0# E22 Source Synch Input/Output
Table 4-1. Pin Listing by Pin Name
Pin Name
Pin
Number
Signal Buffer
Type
Direction
DSTBN1# K22 Source Synch Input/Output
DSTBN2# R22 Source Synch Input/Output
DSTBN3# W22 Source Synch Input/Output
DSTBP0# F21 Source Synch Input/Output
DSTBP1# J23 Source Synch Input/Output
DSTBP2# P23 Source Synch Input/Output
DSTBP3# W23 Source Synch Input/Output
FERR# B6 Asynch AGL+ Output
GTLREF AA21 Power/Other Input
GTLREF AA6 Power/Other Input
GTLREF F20 Power/Other Input
GTLREF F6 Power/Other Input
HIT# F3 Common Clock Input/Output
HITM# E3 Common Clock Input/Output
IERR# AC3 Common Clock Output
IGNNE# B2 Asynch GTL+ Input
IMPSEL AE26 Power/Other Input
INIT# W5 Asynch GTL+ Input
ITPCLKOUT0 AA20 Power/Other Output
ITPCLKOUT1 AB22 Power/Other Output
ITP_CLK0 AC26 TAP input
ITP_CLK1 AD26 TAP input
LINT0 D1 Asynch GTL+ Input
LINT1 E5 Asynch GTL+ Input
LOCK# G4 Common Clock Input/Output
MCERR# V6 Common Clock Input/Output
PROCHOT# C3 Asynch GTL+ Input/Output
PWRGOOD AB23 Power/Other Input
REQ0# J1 Source Synch Input/Output
REQ1# K5 Source Synch Input/Output
REQ2# J4 Source Synch Input/Output
REQ3# J3 Source Synch Input/Output
REQ4# H3 Source Synch Input/Output
RESERVED A22
RESERVED A7
RESERVED AD2
RESERVED AD3
RESERVED AE21
RESERVED AF3
RESERVED AF24
RESERVED AF25
RESET# AB25 Common Clock Input
RS0# F1 Common Clock Input
RS1# G5 Common Clock Input
Table 4-1. Pin Listing by Pin Name
Pin Name
Pin
Number
Signal Buffer
Type
Direction