Intel Pentium M Processor Specification Update

Summary Tables of Changes
Specification Update 13
Stepping
NO.
B1
Plans ERRATA
Y60 X No Fix
INVLPG Operation for Large (2M/4M) Pages May be Incomplete under Certain
Conditions
Y61 X No Fix Page Access Bit May be Set Prior to Signaling a Code Segment Limit Fault
Y62 X No Fix EFLAGS, CR0, CR4 and the EXF4 Signal May be Incorrect after Shutdown
Y63 X No Fix Store Ordering May be Incorrect between WC and WP Memory Types
Y64 X No Fix
Performance Monitoring Event FP_MMX_TRANS_TO_MMX May Not
Count Some Transitions
Y65 X No Fix
Corruption of CS Segment Register During RSM While Transitioning From Real
Mode to Protected Mode
Number SPECIFICATION CHANGE
There are no Specification Changes in this Specification Update revision.
Number SPECIFICATION CLARIFICATIONS
There are no Specification Clarifications in this Specification Update revision.
Number DOCUMENTATION CHANGES
There are no Documentation Changes in this Specification Update revision.
§