Datasheet

Datasheet, Volume 2 213

Processor Integrated I/O (IIO) Configuration Registers
3.3.5.23 IIOFFERRST—IIO Core Fatal FERR Status Register
3.3.5.24 IIOFFERRHD[0:3]—IIO Core Fatal FERR Header Register
Header log stores the IIO data path header information of the associated IIO core error.
The header indicates where the error is originating from and the address of the cycle.
3.3.5.25 IIOFNERRST—IIO Core Fatal NERR Status Register
3.3.5.26 IIONFERRST—IIO Core Non-Fatal FERR Status Register
IIOFFERRST
Bus: 0 Device: 5 Function: 2 Offset: 308
Bit Attr
Reset
Value
Description
31:7 RV 0h Reserved
6:0 ROS-V 00h
IIO Core Error Status Log
The error status log indicates which error is causing the report of the first error
event. The encoding indicates the corresponding bit position of the error in the
error status register.
IIOFFERRHD[0:3]
Bus: 0 Device: 5 Function: 2 Offset: 30C, 310, 314, 318
Bit Attr
Reset
Value
Description
31:0 ROS-V
000000
00h
Log of Header DWord 0
Logs the first DWord of the header on an error condition
IIOFNERRST
Bus: 0 Device: 5 Function: 2 Offset: 31C
Bit Attr
Reset
Value
Description
31:7 RV 0h Reserved
6:0 ROS-V 00h
IIO Core Error Status Log
The error status log indicates which error is causing the report of the first error
event. The encoding indicates the corresponding bit position of the error in the
error status register.
IIONFERRST
Bus: 0 Device: 5 Function: 2 Offset: 320
Bit Attr
Reset
Value
Description
31:7 RV 0h Reserved
6:0 ROS-V 00h
IIO Core Error Status Log
The error status log indicates which error is causing the report of the first error
event. The encoding indicates the corresponding bit position of the error in the
error status register.