User's Manual

Table Of Contents
This document has been formally released by DOC department (IMC-DOC@intel.com) on February 16, 2013
eUniStone
PBA 31309
User’s Manual Intel Public 49
Hardware Description Revision 1.0, 1-Feb-2013
PLC Packet Loss Concealment
PLL Phase Locked Loop
PMU Power Management Unit
POR Power-On Reset
PTA Packet Traffic Arbitration
PTT Packet Type Table
Q
QoS Quality Of Service
R
RAM Random Access Memory
RF Radio Frequency
ROM Read Only Memory
RSSI Received Signal Strength Indication
RTS Request To Send (UART flow control signal)
RX Receive
RXD Receive Data (UART signal)
S
SCO Synchronous Connection-Oriented (logical transport)
SIG Special Interest Group (Bluetooth SIG)
SW Software
SYRI Synthesizer Reference Input
T
TBD To Be Determined
TCK Test Clock (JTAG signal)
TDI Test Data In (JTAG signal)
TDO Test Data Out (JTAG signal)
TL Transport Layer
TMS Test Mode Select (JTAG signal)
TX Transmit
TXD Transmit Data (UART signal)
U
UART Universal Asynchronous Receiver & Transmitter
ULPM Ultra Low Power Mode
V
VCO Voltage Controlled Oscillator
W
WLAN Wireless LAN (Local Area Network)