User's Manual
A
p
AD
C
AE
S
AN
T
AP
BP
S
DB
P
DC
CC
K
CD
M
DH
C
CM
O
DN
S
DQ
P
DS
S
DTI
EM
S
ES
D
EV
M
FC
C
FE
R
GN
D
GPI
HB
M
IEE
E
IO
IOT
IPv
4
LE
D
LV
T
MA
MC
S
MC
U
MI
M
MS
L
NC
NR
S
OF
D
OS
C
PC
B
PIF
A
QP
S
p
pendi
C
S
T
S
K
P
SK
K
M
C
P
O
S
S
P
SK
S
S
M
S
P
D
M
C
R
D
O
M
E
4
D
T
TL
C
S
U
M
O
L
S
T
D
M
C
B
A
S
K
x A
Analo
g
Advan
Anten
n
Wirel
e
Binar
y
Differ
e
Direct
Comp
l
Charg
e
Dyna
m
Comp
l
Deter
m
Differ
e
Dema
n
Digital
Enhan
c
Electr
o
Error
V
Feder
a
Floatin
Groun
d
Gener
a
Huma
n
Institu
t
Input/
O
Individ
Intern
e
Light-
e
Low V
o
Mediu
m
Modul
Micro
c
Multip
Multil
a
Nume
r
Negati
Ortho
g
Oscill
a
Printe
d
Planar
Quadr
a
g
‐to‐Digital
cedEncryp
t
n
a
e
ssAccess
P
y
PhaseShif
t
e
ntial binar
y
Current
l
ementary
C
e
DeviceM
o
m
ic Host Co
n
l
ementary
M
m
ination of
n
e
ntial quadr
a
n
d assigned
Transmissi
o
c
ed Modula
o
static Disch
a
V
ector Magn
a
l Communi
c
g Error
d
a
l Purpose I
n
n
body mod
t
e of Electri
c
O
utput
ual operati
o
e
t Protocol
v
e
mitting dio
d
o
ltage Trans
m
Access C
o
ation and c
o
c
ontroller U
n
le-Input Mu
a
yer Switchi
n
r
ical Control
ve Reset
g
onal Frequ
e
a
to
r
d
Circuit Bo
a
inverted F
a
a
ture Phase
Converter
t
ionStand
a
P
oint
t
Keying
p
hase shift
C
odeKeyin
g
o
del
n
figuration
P
M
etalOxid
e
n
on-signific
a
a
ture phase
signaling a
n
o
n Interface
r Signal Pro
c
a
rge
itude
c
ations Co
m
n
put/Outpu
t
el
c
al and Elec
t
o
n test
v
ersion 4
d
e
istor Transis
t
o
ntrol layer
o
ding sche
m
n
it
ltiple-Outp
u
n
g Protocol
e
ncy Divisio
a
rd
a
ntenna
Shift Keyin
a
rd
ke
y
in
g
g
P
rotocol
e
Semicond
u
a
nce
shift keying
n
d switchin
g
Module
c
essor
m
mission
t
t
rionics Engi
t
or Logic
m
e
u
t
n Multiplexi
21
w
u
ctor
g
subsystem
neers
ng
w
ww.ibroadlin
k
k
.com