User's Manual

xam1
uypvwincml8vcyp7azhga8189kcblgwl8g12a4v3hp-i72ogizr * Global Network Lighting &
Con
MARVELL CONFIDENTIAL, UNDER NDA# 12150208
m1u
ypvwincml8vcyp7azhga8189kcblgwl8g12a4v3hp-i72ogizr * Global Network Lighting & Con
trol In
MARVELL CONFIDENTIAL, UNDER NDA# 12150208
2fdrxam1uypvwincml8vcyp7azhga8189kcblgwl8g12a4v3hp-i72ogizr * Globa
l Net
Package
Pin Description
Copyright © 2015 Marvell CONFIDENTIAL Doc. No. MV-S109936-00 Rev. A
February 3, 2015, 1.00 Document Classification: Proprietary Page 65
GPIO_43 ADC0_1 / ACOMP1 /
TS_INN / DACB /
VOICE_N
A, I VDDIO_3 ADC0 Channel 1
ACOMP0 Channel 1
ACOMP1 Channel 1
Temperature sensor remote sensing
negative input
Voice sensing negative input
GPIO_42 ADC0_0 / ACOMP0 /
TS_INP / VOICE_P
A, I VDDIO_3 ADC0 Channel 0
ACOMP0 Channel 0
ACOMP1 Channel 0
Temperature sensor remote sensing
positive input
Voice sensing positive input
1. All ADC/DAC/ACOMP signals are muxed on GPIO pins. See Table 11, GPIO Interface, on page 53 for GPIO muxing.
Table 13: ADC/DAC/ACOMP Interface
1
(Continued)
88-Pin 68-Pin Pin Name Type Supply Description
Table 14: LDO18 Comparator Interface
1
88-Pin 68-Pin Pin Name Type Supply Description
GPIO_23 COMP_IN_P A, I VDDIO_AON LDO18 Comparator Input, Positive
Positive input to LDO18 comparator.
GPIO_24 COMP_IN_N A, I VDDIO_AON LDO18 Comparator Input, Negative
Positive input to LDO18 comparator.
1. All COMP signals are muxed on GPIO pins. See Table 11, GPIO Interface, on page 53 for GPIO muxing.
Table 15: JTAG Interface
1
88-Pin 68-Pin Signal Name Type Supply Description
GPIO_6 TDO O VDDIO_0 JTAG Test Data
GPIO_7 TCK I VDDIO_0 JTAG Test Clock
GPIO_8 TMS I/O VDDIO_0 JTAG Controller Select
GPIO_9 TDI I VDDIO_0 JTAG Test Data
GPIO_10 TRSTn I VDDIO_0 JTAG Test Reset I/O (active low)
1. All JTAG signals are muxed on GPIO pins. See Table 11, GPIO Interface, on page 53 for GPIO muxing.