User's Manual
xam1
uypvwincml8vcyp7azhga8189kcblgwl8g12a4v3hp-i72ogizr * Global Network Lighting &
Con
MARVELL CONFIDENTIAL, UNDER NDA# 12150208
m1u
ypvwincml8vcyp7azhga8189kcblgwl8g12a4v3hp-i72ogizr * Global Network Lighting & Con
trol In
MARVELL CONFIDENTIAL, UNDER NDA# 12150208
2fdrxam1uypvwincml8vcyp7azhga8189kcblgwl8g12a4v3hp-i72ogizr * Globa
l Net
Package
Pin Description
Copyright © 2015 Marvell CONFIDENTIAL Doc. No. MV-S109936-00 Rev. A
February 3, 2015, 1.00 Document Classification: Proprietary Page 57
47 37 GPIO_23 I/O VDDIO_
AON
General Purpose I/O 23
UART0_CTSn I UART 0 CTSn (active low)
WAKE_UP1 I Wake-Up 1
COMP_IN_P I LDO18 Comparator Input, Positive
Positive input to LDO18 comparator.
48 38 GPIO_24 I/O VDDIO_
AON
General Purpose I/O 24
UART0_RXD I UART 0 RXD
GPT1_CH5 I/O General Purpose Timer 1, Channel 5
COMP_IN_N I LDO18 Comparator Input, Negative
Negative input to LDO18 comparator.
49 39 GPIO_25 I/O VDDIO_
AON
General Purpose I/O 25
XTAL32K_IN I 32.768 kHz Crystal Input
I2C1_SDA I/O I
2
C1 SDA
50 40 GPIO_26 I/O VDDIO_
AON
General Purpose I/O 26
XTAL32K_OUT O 32.768 kHz Crystal Output
I2C1_SCL I/O I
2
C1 SCL
66 51 GPIO_27 I/O VDDIO_3 General Purpose I/O 27
-- USB_DRV_VBUS O Drive 5V on VBUS
51 UART0_TXD O UART 0 TXD
51 CON[4] I/O Configuration Bit
See Table 17, Configuration Pins, on
page 67.
52 42 GPIO_28 I/O VDDIO_2 General Purpose I/O 28
QSPI_SSn O QSPI Chip Select (active low)
I2C0_SDA I/O I
2
C0 SDA
GPT1_CH0 I/O General Purpose Timer 1, Channel 0
Table 11: GPIO Interface
1
(Continued)
2
88-Pin 68-Pin Pin/Signal Name Type Supply Description