User's Manual

xam1
uypvwincml8vcyp7azhga8189kcblgwl8g12a4v3hp-i72ogizr * Global Network Lighting &
Con
MARVELL CONFIDENTIAL, UNDER NDA# 12150208
m1u
ypvwincml8vcyp7azhga8189kcblgwl8g12a4v3hp-i72ogizr * Global Network Lighting & Con
trol In
MARVELL CONFIDENTIAL, UNDER NDA# 12150208
2fdrxam1uypvwincml8vcyp7azhga8189kcblgwl8g12a4v3hp-i72ogizr * Globa
l Net
88MW300/302
Datasheet
Doc. No. MV-S109936-00 Rev. A CONFIDENTIAL Copyright © 2015 Marvell
Page 52 Document Classification: Proprietary February 3, 2015, 1.00
Table 9: I
2
C Interface
1
88-Pin 68-Pin Pin Name Type Supply Description
GPIO_4
GPIO_7
I2C0_SDA I/O VDDIO_0 I
2
C0 SDA
GPIO_5
GPIO_8
I2C0_SCL I/O VDDIO_0 I
2
C0 SCL
GPIO_6
GPIO_9
I2C1_SDA I/O VDDIO_0 I
2
C1 SDA
GPIO_10 I2C1_SCL I/O VDDIO_0 I
2
C1 SCL
GPIO_20 -- I2C0_SDA I/O VDDIO_1 I
2
C0 SDA
GPIO_21 -- I2C0_SCL I/O VDDIO_1 I
2
C0 SCL
GPIO_18 -- I2C1_SDA I/O VDDIO_1 I
2
C1 SDA
GPIO_17
GPIO_19
-- I2C1_SCL I/O VDDIO_1 I
2
C1 SCL
GPIO_25 I2C1_SDA I/O VDDIO_AON I
2
C1 SDA
GPIO_26 I2C1_SCL I/O VDDIO_AON I
2
C1 SCL
GPIO_28 I2C0_SDA I/O VDDIO_2 I
2
C1 SDA
GPIO_29 I2C0_SCL I/O VDDIO_2 I
2
C1 SCL
1. All I
2
C signals are muxed on GPIO pins. See Table 11, GPIO Interface, on page 53 for GPIO muxing.
Table 10: QSPI Interface
1
88-Pin 68-Pin Pin Name Type Supply Description
GPIO_28 QSPI_SSn O VDDIO_2 QSPI Chip Select (active low)
GPIO_29 QSPI_CLK O VDDIO_2 QSPI Clock
GPIO_30 QSPI_D0 I/O VDDIO_2 QSPI Data 0
GPIO_31 QSPI_D1 I/O VDDIO_2 QSPI Data 1
GPIO_32 QSPI_D2 I/O VDDIO_2 QSPI Data 2
GPIO_33 QSPI_D3 I/O VDDIO_2 QSPI Data 3
1. QSPI signals are used for external Flash only. All QSPI signals are muxed on GPIO pins. See Table 11, GPIO Interface, on page 53 for
GPIO muxing.