User's Manual

xam1
uypvwincml8vcyp7azhga8189kcblgwl8g12a4v3hp-i72ogizr * Global Network Lighting &
Con
MARVELL CONFIDENTIAL, UNDER NDA# 12150208
m1u
ypvwincml8vcyp7azhga8189kcblgwl8g12a4v3hp-i72ogizr * Global Network Lighting & Con
trol In
MARVELL CONFIDENTIAL, UNDER NDA# 12150208
2fdrxam1uypvwincml8vcyp7azhga8189kcblgwl8g12a4v3hp-i72ogizr * Globa
l Net
88MW300/302
Datasheet
Doc. No. MV-S109936-00 Rev. A CONFIDENTIAL Copyright © 2015 Marvell
Page 50 Document Classification: Proprietary February 3, 2015, 1.00
GPIO_21 -- GPT3_CH4 I/O VDDIO_1 General Purpose Timer 3, Channel 4
GPIO_34 -- GPT3_CH5 I/O VDDIO_3 General Purpose Timer 3, Channel 5
GPIO_39 GPT3_CLKIN I VDDIO_3 General Purpose Timer 2, Clock Input
1. All GPT signals are muxed on GPIO pins. See Table 11, GPIO Interface, on page 53 for GPIO muxing.
Table 7: GPT Interface
1
88-Pin 68-Pin Signal Name Type Supply Description
Table 8: SSP Interface
1
88-Pin 68-Pin Pin Name Type Supply Description
GPIO_0 SSP0_CLK I/O VDDIO_0 SSP 0 Serial Clock
GPIO_1 SSP0_FRM I/O VDDIO_0 SSP 0 Frame Indicator
GPIO_2 SSP0_TXD O VDDIO_0 SSP 0 TXD
GPIO_3 SSP0_RXD I VDDIO_0 SSP 0 RXD
GPIO_30 SSP0_CLK I/O VDDIO_2 SSP 0 Serial Clock
GPIO_31 SSP0_FRM I/O VDDIO_2 SSP 0 Frame Indicator
GPIO_32 SSP0_TXD O VDDIO_2 SSP 0 TXD
GPIO_33 SSP0_RXD I VDDIO_2 SSP 0 RXD
GPIO_11 -- SSP1_CLK I/O VDDIO_0 SSP 1 Serial Clock
GPIO_12 -- SSP1_FRM I/O VDDIO_0 SSP 1 Frame Indicator
GPIO_13 -- SSP1_TXD O VDDIO_0 SSP 1 TXD
GPIO_14 -- SSP1_RXD I VDDIO_0 SSP 1 RXD
GPIO_18 -- SSP1_CLK I/O VDDIO_1 SSP 1 Serial Clock
GPIO_19 -- SSP1_FRM I/O VDDIO_1 SSP 1 Frame Indicator
GPIO_20 -- SSP1_TXD O VDDIO_1 SSP 1 TXD
GPIO_21 -- SSP1_RXD I VDDIO_1 SSP 1 RXD
GPIO_35 -- SSP1_CLK I/O VDDIO_3 SSP 1 Serial Clock
GPIO_36 -- SSP1_FRM I/O VDDIO_3 SSP 1 Frame Indicator