User's Manual
Table Of Contents
- Box Contents
- Optional Items
- Z490 AORUS MASTER Motherboard Layout
- Z490 AORUS MASTER Motherboard Block Diagram
- Chapter 1 Hardware Installation
- Chapter 2 BIOS Setup
- Chapter 3 Configuring a RAID Set
- Chapter 4 Drivers Installation
- Chapter 5 Unique Features
- Chapter 6 Appendix
BIOS Setup
- 48 -
& ExtremeMemoryProle(X.M.P.)
(Note)
Allows the BIOS to read the SPD data on XMP memory module(s) to enhance memory performance when
enabled.
Disabled Disables this function. (Default)
Prole1 UsesProle1settings.
Prole2
(Note)
UsesProle2settings.
& System Memory Multiplier
Allows you to set the system memory multiplier. Auto sets memory multiplier according to memory SPD
data. (Default: Auto)
& Memory Ref Clock
Allows you to manually adjust the memory reference clock. (Default: Auto)
& Memory Odd Ratio (100/133 or 200/266)
Enabled allows Qclk to run in odd frequency. (Default: Auto)
Advanced Memory Settings
(Note) This item is present only when you install a CPU and a memory module that support this feature.
& Memory Multiplier Tweaker
Provides different levels of memory auto-tuning. (Default: Auto)
& Channel Interleaving
Enables or disables memory channel interleaving. Enabled allows the system to simultaneously access
different channels of the memory to increase memory performance and stability. Auto lets the BIOS
automaticallycongurethissetting.(Default:Auto)
& Rank Interleaving
Enables or disables memory rank interleaving. Enabled allows the system to simultaneously access different
ranks of the memory to increase memory performance and stability. Auto lets the BIOS automatically
congurethissetting.(Default:Auto)
& Memory Boot Mode
Provides memory detection and training methods.
Auto LetstheBIOSautomaticallycongurethissetting.(Default)
Normal The BIOS automatically performs memory training. Please note that if the system
becomes unstable or unbootable, try to clear the CMOS values and reset the board
to default values. (Refer to the introductions of the battery/clear CMOS jumper in
Chapter 1 for how to clear the CMOS values.)