User's Manual

Table Of Contents
TRF7970A
SLOS743K AUGUST 2011REVISED APRIL 2014
www.ti.com
The MSB determines if the word is to be used as a command or address. The last two columns of
Table 6-20 show the function of each bit, depending on whether address or command is written.
Command mode is used to enter a command resulting in reader action (initialize transmission, enable
reader, and turn reader on or off).
6.13.1.1 Idle (0x00)
This command issues dummy clock cycles. In parallel mode, one cycle is issued. In SPI mode, eight
cycles are issued.
6.13.1.2 Software Initialization (0x03)
This command starts a Power on Reset. After sending this command, the register values change as
shown in Table 6-21.
Table 6-21. Register Values After Sending Software
Initialization (0x03)
Address Register Value
0x00 Chip Status Control 0x01
0x01 ISO Control 0x21
(1)
0x02 ISO14443B TX options 0x00
0x03 ISO14443A high bit rate options 0x00
0x04 TX timer setting, H-byte 0xC1
(1)
0x05 TX timer setting, L-byte 0xC1
(1)
0x06 TX pulse-length control 0x00
0x07 RX no response wait 0x0E
0x08 RX wait time 0x07
(1)
0x09 Modulator and SYS_CLK control 0x91
0x0A RX Special Setting 0x10
(1)
0x0B Regulator and I/O control 0x87
0x0C IRQ status 0x00
0x0D Collision position and interrupt mask 0x3E
0x0E Collision position 0x00
0x0F RSSI levels and oscillator status 0x40
0x10 Special Function 0x00
0x11 Special Function 0x00
0x12 RAM 0x00
0x13 RAM 0x00
0x14 Adjustable FIFO IRQ Levels 0x00
0x15 Reserved 0x00
0x16 NFC Low Field Detection Level 0x00
0x18 NFC Target Detection Level 0x00
0x19 NFC Target Protocol 0x00
0x1A Test 0x00
0x1B Test 0x00
0x1C FIFO status 0x00
(1) Differs from default at POR
52 Detailed Description Copyright © 2011–2014, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: TRF7970A