User's Manual
Table Of Contents
- Contents
- Tables
- Figures
- 1 Introduction
- 2 Interface Characteristics
- 2.1 Application Interface
- 2.1.1 Pad Assignment
- 2.1.2 Signal Properties
- 2.1.3 USB Interface
- 2.1.4 Serial Interface ASC0
- 2.1.5 Serial Interface ASC1
- 2.1.6 UICC/SIM/USIM Interface
- 2.1.7 Digital Audio Interface
- 2.1.8 Pulse Code Modulation Interface (PCM)
- 2.1.9 Inter IC Sound Interface (I2S)
- 2.1.10 GPIO Interface
- 2.1.11 I2C Interface
- 2.1.12 SPI Interface
- 2.1.13 Pulse Counter
- 2.1.14 HSIC Interface (ELS51-VA Only)
- 2.1.15 SDIO Interface (ELS51-VA Only)
- 2.1.16 Control Signals
- 2.2 RF Antenna Interface
- 2.3 Sample Application
- 2.1 Application Interface
- 3 Operating Characteristics
- 3.1 Operating Modes
- 3.2 Power Up/Power Down Scenarios
- 3.3 Power Saving
- 3.4 Power Supply
- 3.5 Operating Temperatures
- 3.6 Electrostatic Discharge
- 3.7 Blocking against RF on Interface Lines
- 3.8 Reliability Characteristics
- 4 Mechanical Dimensions, Mounting and Packaging
- 5 Regulatory and Type Approval Information
- 6 Document Information
- 7 Appendix
Cinterion
®
ELS31-VA/ELS51-VA Hardware Interface Description
1.3 Circuit Concept
13
ELS31-VA_ELS51-VA_HID_v01.000 2017-01-04
Confidential / Preliminary
Page 13 of 106
1.3 Circuit Concept
The following figure shows block diagram of the ELS31-VA/ELS51-VA module and illustrate
the major functional components (see Figure 2):
Baseband block:
• baseband processor and power management
• serial NOR flash and LPDDR RAM memory
• Application interface (SMT with connecting pads)
LTE RF section:
• RF transceiver
• RF power amplifier/front-end module and duplexers
• Receive SAW filters
Figure 2: ELS31-VA/ELS51-VA baseband block diagram
SPDT
RF Switch
B13 Duplexer
B4 Duplexer
SPDT
RF Switch
PA DC/DC PMIC
B13 SAW
B4 SAW
SQN3241
B13 PA
B4 PA
Primary
Antenna
Diversity
Antenna
TCXO
Control
RXIF1
RXIF2
TXIF
CLKREF
512Mbit LPDDR
SPI Flash
ELS31-V 256Mbit
ELS51-V 512Mbit
SIM
Level
Shifter
32.768kHz
Xtal
SQN3223
GPIO
SPI
UARTS
USB
HSIC
SDIO
SIM