Manual
Manuals
Brands
FUJITSU Manuals
Communication
Semiconductor Controller MB89950/950A
41
42
43
44
45
46
47
48
49
50
31
CHAPTER 3 CPU
Reference:
The interrupt level bits (IL1, IL0) are normally "11
B
" when the CPU is not processi
ng an interrupt
(during ma
in program execu
tion).
See Section 3
.4 "
Interrupt
s" for
details
on int
errupts.
1
...
...
43
44
45
46
47
...
...
318