Datasheet
6
The cross regulation defined as follows, the voltage regulation limits DC include DC Output ripple
& noise.
LOAD +3.3V +5V +12V1 +12V2 -12V +5VSB
condition_1 X X X X X 2A
condition_2 0.5A 0.2A 0.1A 0.5A 0.1A 0A
condition_3 0.5A 15A 2A 2A 0.05A 0.05A
condition_4 0.5A 2A 14A 1A 0A 0A
condition_5 0.5A 2A 1A 16A 0A 0A
condition_6 16A 3A 1A 1A 0A 0A
condition_7 0.5A 21A 7.6A 7.6A 0.5A 1A
condition_8 20A 9A 7.2A 7.2A 0.5A 1A
condition_9 9.4A 7.2A 9A 9A 0.5A 1A
4.3. HOLD-UP TIME (@ 80% loading of Table. 1)
115V / 60Hz : 17 mSec. Minimum.
230V / 50Hz : 17 mSec. Minimum.
The output voltage will remain within specification, in the event that the input power is removed or
interrupted, for the duration of one cycle of the input frequency. The interruption may occur at any
point in the AC voltage cycle. The power good signal shall remain high during this test.
4.4. OUTPUT RISE TIME
(10% TO 90% OF FINAL OUTPUT VALUE, @FULL LOAD)
115V-rms or 230V-rms + 3.3Vdc : 20ms Maximum
+ 5Vdc : 20ms Maximum
+ 12Vdc : 20ms Maximum
+ 5Vsb : 20ms Maximum
- 12Vdc : 20ms Maximum
4.5. OVER VOLTAGE PROTECTION
Output Protection Point
文件資料管制 文件資料管制 文件資料管制 All rights reserved
6/9禁止翻印外洩 All rights reserved ESD16025495-R1.pdf 建立時間:2016/5/18 3:38 下午