Datasheet

Memory
Input/Output (I/O) Section
MC68HC908QY4MC68HC908QT4MC68HC908QY2MC68HC908QT2MC68HC908QY1MC68HC908QT1
MOTOROLA Memory 37
NON-DISCLOSURE AGREEMENT REQUIRED
$001A
Keyboard Status and
Control Register (KBSCR)
See page 183.
Read: 0 0 0 0 KEYF 0
IMASKK MODEK
Write:
ACKK
Reset:00000000
$001B
Keyboard Interrupt
Enable Register (KBIER)
See page 184.
Read: 0
AWUIE KBIE5 KBIE4 KBIE3 KBIE2 KBIE1 KBIE0
Write:
Reset:00000000
$001C Unimplemented
$001D
IRQ Status and Control
Register (INTSCR)
See page 176.
Read: 0 0 0 0 IRQF1 0
IMASK1 MODE1
Write:
ACK1
Reset:00000000
$001E
Configuration Register 2
(CONFIG2)
(1)
See page 56.
Read:
IRQPUD IRQEN R OSCOPT1 OSCOPT0 R R RSTEN
Write:
Reset:00000000
(2)
1. One-time writable register after each reset.
2. RSTEN reset to logic 0 by a power-on reset (POR) only.
$001F
Configuration Register 1
(CONFIG1)
(1)
See page 57.
Read:
COPRS LVISTOP LVIRSTD LVIPWRD LVI5OR3 SSREC STOP COPD
Write:
Reset:00000
(2)
000
1. One-time writable register after each reset.
2. LVI5OR3 reset to logic 0 by a power-on reset (POR) only.
$0020
TIM Status and Control
Register (TSC)
See page 141.
Read: TOF
TOIE TSTOP
00
PS2 PS1 PS0
Write: 0 TRST
Reset:00100000
$0021
TIM Counter Register High
(TCNTH)
See page 144.
Read: Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8
Write:
Reset:00000000
$0022
TIM Counter Register
Low (TCNTL)
See page 144.
Read: Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0
Write:
Reset:00000000
Addr.Register Name Bit 7654321Bit 0
= Unimplemented R = Reserved U = Unaffected
Figure 2-2. Control, Status, and Data Registers (Sheet 2 of 6)