Datasheet

Break Module (BREAK)
Low-Power Modes
MC68HC908QY4•MC68HC908QT4•MC68HC908QY2•MC68HC908QT2•MC68HC908QY1•MC68HC908QT1
MOTOROLA Break Module (BREAK) 209
NON-DISCLOSURE AGREEMENT REQUIRED
17.5.5 Break Flag Control Register
The break control register (BFCR) contains a bit that enables software
to clear status bits while the MCU is in a break state.
BCFE — Break Clear Flag Enable Bit
This read/write bit enables software to clear status bits by accessing
status registers while the MCU is in a break state. To clear status bits
during the break state, the BCFE bit must be set.
1 = Status bits clearable during break
0 = Status bits not clearable during break
17.6 Low-Power Modes
The WAIT and STOP instructions put the MCU in low power-
consumption standby modes. If enabled, the break module will remain
enabled in wait and stop modes. However, since the internal address
bus does not increment in these modes, a break interrupt will never be
triggered.
Address: $FE03
Bit 7654321Bit 0
Read:
BCFERRRRRRR
Write:
Reset: 0
R= Reserved
Figure 17-8. Break Flag Control Register (BFCR)