Datasheet

Break Module (BREAK)
Break Module Registers
MC68HC908QY4MC68HC908QT4MC68HC908QY2MC68HC908QT2MC68HC908QY1MC68HC908QT1
MOTOROLA Break Module (BREAK) 207
NON-DISCLOSURE AGREEMENT REQUIRED
17.5.3 Break Auxiliary Register
The break auxiliary register (BRKAR) contains a bit that enables
software to disable the COP while the MCU is in a state of break interrupt
with monitor mode.
BDCOP Break Disable COP Bit
This read/write bit disables the COP during a break interrupt. Reset
clears the BDCOP bit.
1 = COP disabled during break interrupt
0 = COP enabled during break interrupt.
Address: $FE02
Bit 7654321Bit 0
Read: 0 0 00000
BDCOP
Write:
Reset:00000000
= Unimplemented
Figure 17-6. Break Auxiliary Register (BRKAR)