Hardware Guide

Reproduction forbidden without Fibocom Wireless Inc. written authorization - All rights reserved.
FIBOCOM MC610 Series Hardware Guide 35/71
3.3.3.2 EMERG_RST Control Timing Sequence
Figure 3-10 EMERG_RST control timing sequence
EMERG_RST is a sensitive signal. It is suggested to add a debounce capacitor near the module end,
the recommended capacity is 10nF. PCB layout should be away from RF interference and proper
surrounding with grounding lines should be made, and routes on PCB edge and surface layer should be
avoided (avoid module reset caused by ESD).
3.4 USB Interface
MC610 series modules support USB2.0 and are compatible with USB High-Speed (480 Mbits/s) and
USB Full-Speed (12 Mbits/s). For timing sequence and electrical characteristics of USB buses of MC610
series modules, see "Universal Serial Bus Specification 2.0".
3.4.1 USB Interface Definition
Table 3-9 USB interface
Pin Name
I/O
Pin
Description
USB_DM
I/O
11
USB differential data bus
USB_DP
I/O
12
USB differential data bus
Note: