Datasheet

ManualsBrandsFAIRCHILD SEMICONDUCTOR ManualsLogic ICsLogic IC - Buffer, driver TSSOP 20

February 1984

Revised May 2005

MM74HCT240 • MM74HCT244 Inverting Octal 3-STATE Buffer • Octal 3-STATE Buffer

MM74HCT240 • MM74HCT244

Inverting Octal 3-STATE Buffer • Octal 3-STATE Buffer

General Description

The MM74HCT240 and MM74HCT244 3-STATE buffers

utilize advanced silicon-gate CMOS technology and are

general purpose high speed inverting and non-inverting

buffers. They possess high drive current outputs which

enable high speed operation even when driving large bus

capacitances. These circuits achieve speeds comparable

to low power Schottky devices, while retaining the low

power consumption of CMOS. All three devices are TTL

input compatible and have a fanout of 15 LS-TTL equiva-

lent inputs.

MM74HCT devices are intended to interface between TTL

and NMOS components and standard CMOS devices.

These parts are also plug-in replacements for LS-TTL

devices and can be used to reduce power consumption in

existing designs.

The MM74HCT240 is an inverting buffer and the

MM74HCT244 is a non-inverting buffer. Each device has

two active low enables (1G and 2G), and each enable inde-

pendently controls 4 buffers.

All inputs are protected from damage due to static dis-

charge by diodes to V

and Ground.

Features

■ TTL input compatible

■ Typical propagation delay: 14 ns

■ 3-STATE outputs for connection to system buses

■ Low quiescent current: 80 A

■ High output drive current: 6 mA (min)

Ordering Code:

Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.

Connection Diagrams

Pin Assignments for DIP, SOIC, SOP and TSSOP

Top View

MM74HCT240

Top View

MM74HCT244

Order Number Package Number Package Description

MM74HCT240WM M20B 20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide

MM74HCT240SJ M20D 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide

MM74HCT240MTC MTC20 20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide

MM74HCT240N N20A 20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

MM74HCT244WM M20B 20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide

MM74HCT244SJ M20D 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide

MM74HCT244MTC MTC20 20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide

MM74HCT244N N20A 20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Summary of content (8 pages)

PAGE 1
Revised May 2005 MM74HCT240 • MM74HCT244 Inverting Octal 3-STATE Buffer • Octal 3-STATE Buffer General Description The MM74HCT240 and MM74HCT244 3-STATE buffers utilize advanced silicon-gate CMOS technology and are general purpose high speed inverting and non-inverting buffers. They possess high drive current outputs which enable high speed operation even when driving large bus capacitances.
PAGE 2
MM74HCT240 • MM74HCT244 Truth Tables MM74HCT240 H MM74HCT244 1G 1A 1Y 2G 2A 2Y 1G 1A 1Y 2G 2A 2Y L L H L L H L L L L L L H L H L L H L L H H L H H L Z H L Z H L Z H L Z H H Z H H Z H H Z H H Z HIGH Level L LOW Level Z High Impedance Logic Diagrams MM74HCT240 www.fairchildsemi.
PAGE 3
Recommended Operating Conditions 0.5 to 7.0V 1.5 to VCC 1.5V 0.5 to VCC 0.5V r20 mA r35 mA r70 mA 65qC to 150qC Supply Voltage (VCC ) DC Input Voltage (VIN) DC Output Voltage (VOUT) Clamp Diode Current (IIK, IOK) DC Output Current, per pin (IOUT) DC VCC or GND Current, per pin (ICC) Storage Temperature Range (TSTG) Supply Voltage (VCC) DC Input or Output Voltage 600 mW S.O. Package only 500 mW Max 4.5 5.
PAGE 4
MM74HCT240 • MM74HCT244 AC Electrical Characteristics MM74HCT240, MM74HCT244 VCC Symbol tPHL, tPLH 5.0V, tr 6 ns, TA 25qC (unless otherwise specified) tf Parameter Conditions Maximum Output Typ Guaranteed Limits Units CL 45 pF 14 18 ns Maximum Output CL 45 pF 20 30 ns Enable Time RL 1 k: Maximum Output CL 5 pF 16 25 ns Disable Time RL 1 k: Propagation Delay tPZL, tPZH tPLZ, tPHZ AC Electrical Characteristics MM74HCT240, MM74HCT244 VCC Symbol tPHL, tPLH tPZH, tPZL 5.
PAGE 5
MM74HCT240 • MM74HCT244 Physical Dimensions inches (millimeters) unless otherwise noted 20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide Package Number M20B 5 www.fairchildsemi.
PAGE 6
MM74HCT240 • MM74HCT244 Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide Package Number M20D www.fairchildsemi.
PAGE 7
MM74HCT240 • MM74HCT244 Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC20 7 www.fairchildsemi.
PAGE 8
MM74HCT240 • MM74HCT244 Inverting Octal 3-STATE Buffer • Octal 3-STATE Buffer Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N20A Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.