Datasheet

www.fairchildsemi.com 2
MM74HC273
Truth Table
(Each Flip-Flop)
H HIGH Level (Steady State)
L
LOW Level (Steady State)
X
Don’t Care
Transition from LOW-to-HIGH level
Q
0
The level of Q before the indicated steady state input conditions were
established
Logic Diagram
Inputs Outputs
Clear Clock D Q
LXXL
H
HH
H
LL
HLXQ
0