Specifications

ManualsBrandsEpson ManualsComputer equipmentCMOS 32-Bit Single Chip Microcomputer S1C33L03

S1C33 Family Data Sheets

• S1C33 Family

• S1C33000 Core

• S1C33209

• S1C33T01

• S1C33L01

• S1C33S01

• S1C33221/222

• S1C33240

• S1C33210

• S1C33205/225/226/245

• S1C33L03

• S1C33 Family Development Environment

• S1C33 Family Middleware and Firmware

• List of Hardware Resources used by Middleware

• S1C33 Family D/A Technology PCM15

• S1C33 Family S5U1C330R1S Middleware

• S1C33 Family S5U1C330M2S Middleware

• S1C33 Family S5U1C330V1S Middleware

• S1C33 Family S5U1C330M1S Middleware

• S1C33 Family S5U1C330S1S Middleware

• S1C33 Family S5U1C330T1S Middleware

• S1C33 Family S5U1C330V2S Middleware

• S1C33 Family S5U1C330J1S Middleware

• S1C33 Family S5U1C330C1S Middleware

• S1C33 Family S5U1C330G1S Middleware

• S1C33 Family S5U1C330P1S Middleware

• S1C33 Family S5U1C330H1S Middleware

• S1C33 Family S5U1C330S2S Middleware

• S1C33 Family S5U1C330U1S Middleware

• S1C33 Family S5U1C330G3S Middleware

• S1C33 Family Demonstration and Evaluation Board

• S1C33 Family Tool Selection Guide

PF1084-05

Summary of content (101 pages)

PAGE 1
PF1084-05 S1C33 Family Data Sheets • S1C33 Family • S1C33000 Core • S1C33209 • S1C33T01 • S1C33L01 • S1C33S01 • S1C33221/222 • S1C33240 • S1C33210 • S1C33205/225/226/245 • S1C33L03 • S1C33 Family Development Environment • S1C33 Family Middleware and Firmware • List of Hardware Resources used by Middleware • S1C33 Family D/A Technology PCM15 • S1C33 Family S5U1C330R1S Middleware • S1C33 Family S5U1C330M2S Middleware • S1C33 Family S5U1C330V1S Middleware • S1C33 Family S5U1C330M1S Middleware • S1C33 Family S
PAGE 2
PAGE 3
The information of the product number change Starting April 1, 2001, the product number has been changed as listed below. Please use the new product number when you place an order. For further information, please contact Epson sales representative.
PAGE 4
PAGE 5
PF1130-03 S1C33 Family 32-bit Single Chip Microcomputer ■ DESCRIPTION The S1C33 Family microcomputer consists of a Seiko Epson original CMOS 32-bit RISC core, ROM, RAM, DMA, timers, SIO, PLL, A/D and other circuits. Featuring high-speed operation, low power consumption, reduced code size, and multiplication/accumulation function, this product may be used in a wide range of applications, from OA equipment to portable equipment. This product is also available as an ASIC or custom microcomputer.
PAGE 6
S1C33 Family ■ S1C33 FAMILY CUSTOM MICROCOMPUTER Available as a custom microcomputer incorporating S1C33 macros based on the S1X50000 series of Epson embedded arrays. C33 peripheral macro (required) C33 DMA macro SRAM User logic C33 core macro (required) Macro for S1X50000 ROM Flash 10-bit A/D ■ S1C33 FAMILY DEVELOPMENT ENVIRONMENT LIST ● Software Tools Tool S5U1C33000C S5U1C330M2S + S5U1C330M1D1 (5V) S5U1C330M2D1 (3.3V) Description C compiler package (running under Windows 95/98 and NT4.
PAGE 7
S1C33 Family ● Hardware Expansion Tools Tool S5U1C33209E1 (5V) S5U1C33209E2 (3.3V) S5U1C33L01E1 (3.3V) S5U1C33T01E1 (5V) S5U1C33T01E2 (3.3V) S5U1C33221E1 (5V) S5U1C33221E2 (3.3V) S5U1C33240E1 (5V) S5U1C33240E2 (3.3V) S5U1C33S01E1 (3.3V) S5U1C330D1M1 (5–3.3V) S5U1C33T1M1 (5–3.3V) S5U1C33001M1 (5V) S5U1C33001M2 (3.3V) S5U1C33002M1 (5V) S5U1C33002M2 (3.3V) S5U1C33003M1 (5V) S5U1C33003M2 (3.
PAGE 8
S1C33 Family ■ S1C33 FAMILY MIDDLEWARE AND FIRMWARE LIST Classification Trade name Voice S5U1C330V1S S5U1C330G3S S5U1C330T1S S5U1C330V2S S5U1C330H1S Sound S5U1C330M1S S5U1C330S1S Image S5U1C330J1S S5U1C330G1S S5U1C330P1S OS S5U1C330R1S Debug tool S5U1C330M2S FLS33 PC I/F S5U1C330C1S Contents Voice compression/expansion and voice processing Voice compression/expansion G72SA, G723.
PAGE 9
S1C33 Family ■ S1C33 FAMILY DEMONSTRATION/PROPTOTYPE BOARD LIST IC Input voltage Operating S5U1C330M2S Bus I/O Flash SRAM I/F area output supported Operating voltage frequency S5U1C33209D1 S1C33209 5V input 40MHz Flash 1MB 1MB 1MB S5U1C330M2D1 Bus and Board name 3.3V operation S5U1C33L01D1 S1C33L01 5V input 32kHz 40MHz S5U1C33L01D2 32kHz 3.3V operation S5U1C33T01D1 S1C33T01 5V input 3.3V operation S5U1C33S01D1 S1C33S01 5V input 40MHz 32kHz 40MHz 3.
PAGE 10
S1C33 Family ■ S1C33 STARTUP GUIDE The following describes available materials and how to use them as references when you examine the type of S1C33 product to choose or when you actually start developing your application system. 1) Collection of S1C33 Family data sheets First, take a look at the list shown previously to get an overall view of the S1C33 Family, including the types of microcomputers, development tools, middleware, and demonstration boards.
PAGE 11
S1C33 Family 4) Evaluation of development tools at start of development Since the S1C33 Family has a wide range of hardware tools available, you may have difficulty choosing the appropriate product for your needs. For help, please refer to "S1C33 Tool Selection Guide", provided in this collection of data sheets, when choosing the desired tool.
PAGE 12
THIS PAGE IS BLANK.
PAGE 13
PF881-03 S1C33000 Core 32-bit Single Chip Microcomputer ● 32-bit RISC Core ● High-code-efficient Instruction Set ● Multiplication and Accumulation Instruction ● High-speed Operation and Low Current Consumption ■ DESCRIPTION The S1C33000 is a 32-bit RISC-type core CPU for the S1C33 Family microprocessors. The S1C33 Family will be developed using this core as the main unit and implementing various peripheral circuits such as RAM, ROM, DMA, A/D and D/A converters.
PAGE 14
S1C33000 Core ■ MEMORY MAP AND TRAP TABLE Memory Map Trap Table 0xFFFFFFF Area 18 Area 17 Area 16 Area 15 Area 14 Area 13 Area 12 0x1000000 Area 11 0x0C00000 Area 10 Area 9 Area 8 Area 7 Area 6 Area 5 0x0100000 Area 4 0x0080000 Area 3 0x0060000 Area 2 0x0040000 Area 1 0x0000000 Area 0 External memory External memory External memory External memory External memory External memory External memory External memory External memory External memory External memory External memory External I/O External memory Ex
PAGE 15
S1C33000 Core Classification Comparison cmp Instruction Sample format cmp %rd, %rs cmp %rd, sign6 adc %rd, %rs Operation adc, sbc with carry Multiplication mlt.h, mlt.uh (16 bits) mlt.h %rd, %rs mlt.w, mlt.
PAGE 16
THIS PAGE IS BLANK.
PAGE 17
PF1185-02 S1C33209 32-bit Single Chip Microcomputer ● 32-bit S1C33000 RISC Core ● Multiply Accumulation ● Built-in 8K-byte RAM ● 10-bit ADC ● 4-ch. SIO ● High-speed DMA, Intelligent DMA ■ DESCRIPTION The S1C33209 is a CMOS 32-bit microcomputer composed of a CMOS 32-bit RISC core, 8K-byte RAM, 4channel SIO, A/D converter, timers, PLL and other circuits. The S1C33209 features high-speed operation and low current consumption. It is suitable for various portable equipment and multimedia control systems.
PAGE 18
S1C33209 ■ BLOCK DIAGRAM VDD VSS VDDE S1C33209 A[23:0] D[15:0] #RD #WRL/#WR/#WE #WRH/#BSH #HCAS #LCAS #CE10IN, #CE10EX, #CE[9:3] #EMEMRD #WAIT(P30) #DRD(P20) #DWE(P21) #GAAS(P21) #GARD(P31) OSC3 OSC4 PLLS[1:0] PLLC OSC1 OSC2 FOSC1(P14) #DMAREQx(K50, K51, K53, K54) #DMAACKx(P32, P33, P04, P06) #DMAENDx(P15, P16, P05, P07) 14 #RESET #NMI #X2SPD ICEMD DSIO EA10MD[1:0] BCLK #BUSREQ(P34) #BUSACK(P35) #BUSGET(P31) DST[2:0](P10–12) DPCO(P13) DCLK(P14) S1C33000 CPU Core Bus Control Unit OSC3/PLL Interrupt
PAGE 19
S1C33209 ■ PIN LAYOUT QFP5-128pin 102 65 64 103 S1C33209 INDEX 39 128 1 No. 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 Pin name P24/TM2/#SRDY2 VSS P25/TM3/#SCLK2 P26/TM4/SOUT2 P15/EXCL4/#DMAEND0/#SCLK3 P27/TM5/SIN2 BCLK P00/SIN0 P01/SOUT0 D15 VDD P03/#SRDY0 D14 P31/#BUSGET/#GARD D13 P32/#DMAACK0/#SRDY3 D12 P33/#DMAACK1/SIN3 D11 K54/#DMAREQ3 D10 K53/#DMAREQ2 D9 K52/#ADTRG VSS K51/#DMAREQ1 P02/#SCLK0 D8 D7 VDDE K67/AD7 K66/AD6 No.
PAGE 20
S1C33209 QFP15-128pin 96 65 97 64 S1C33209 INDEX 128 33 1 No. 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 16 Pin name P26/TM4/SOUT2 P15/EXCL4/#DMAEND0/#SCLK3 P27/TM5/SIN2 BCLK P00/SIN0 P01/SOUT0 D15 VDD P03/#SRDY0 D14 P31/#BUSGET/#GARD D13 P32/#DMAACK0/#SRDY3 D12 P33/#DMAACK1/SIN3 D11 K54/#DMAREQ3 D10 K53/#DMAREQ2 D9 K52/#ADTRG VSS K51/#DMAREQ1 P02/#SCLK0 D8 D7 VDDE K67/AD7 K66/AD6 K65/AD5 K50/#DMAREQ0 K64/AD4 No.
PAGE 21
PF1091-05 S1C33T01 32-bit Single Chip Microcomputer ● High-speed 32-bit RISC Core ● Multiply Accumulation ● 8K-byte RAM Built-in ● 10-bit ADC ● 4-ch. SIO, 2-ch. I2C ● High-speed DMA, Intelligent DMA ■ DESCRIPTION The S1C33T01 is a CMOS 32-bit microcomputer composed of a CMOS 32-bit RISC core, 8K-byte RAM, DMA, 4-ch. SIO, 2-ch. I2C, ADC, timers, PLL and oscillators. The S1C33T01 features high-speed operation and low current consumption.
PAGE 22
S1C33T01 ■ BLOCK DIAGRAM VDD VSS VDDE BVDDE A[23:0] D[15:0] #RD #WRL/#WR/#WE #WRH/#BSH #HCAS #LCAS #CE10IN, #CE10EX, #CE[9:3] #EMEMRD #WAIT(P30) #DRD(P20) #DWE(P21) #GAAS(P21) #GARD(P31) OSC3 OSC4 PLLS[1:0] PLLC OSC1 OSC2 FOSC1(P14) #DMAREQx(K50, K51, K53, K54) #DMAACKx(P32, P33, P04, P06) #DMAENDx(P15, P16, P05, P07) K50–54 K60–67 18 S1C33T01 #RESET #NMI #X2SPD ICEMD DSIO EA10MD[1:0] EA3MD BCLK #BUSREQ(P34) #BUSACK(P35) #BUSGET(P31) DST[2:0](P10–12) DPCO(P13) DCLK(P14) S1C33000 CPU Core Bus Control U
PAGE 23
S1C33T01 ■ PIN LAYOUT QFP18-176pin 132 89 133 88 S1C33T01 INDEX 176 45 1 No.
PAGE 24
THIS PAGE IS BLANK.
PAGE 25
PF1032-06 S1C33L01 32-bit Single Chip Microcomputer ● High-speed 32-bit RISC Core ● Multiply Accumulation ● Built-in LCD Controller ● 10-bit ADC ● Built-in ROM and RAM ● Twin-clock Oscillator ■ DESCRIPTION The S1C33L01 is a CMOS 32-bit microcomputer composed of a CMOS 32-bit RISC core, ROM, RAM, DMA, timers, SIO, PLL, LCDC and other circuits. The S1C33L01 can be operated with high speed and spend little current.
PAGE 26
S1C33L01 ■ BLOCK DIAGRAM VDD VSS S1C33L01 VDDE1 A[23:0] D[15:0] #RD #WRL/#WR/#WE/#LWE #WRH/#BSH/#UWE #HCAS/#UWE #LCAS/#CAS #CE10IN, #CE10EX, #CE[9:3] #EMEMRD #WAIT(P30) #DRD(P20) #DWE(P21) #GAAS(P21) #GARD(P31) OSC3 OSC4 PLLS[1:0] PLLC OSC1 OSC2 FOSC1(P14) #DMAREQx(K50, K51, K53, K54) #DMAACKx(P32, P33, P04, P06) #DMAENDx(P15, P16, P05, P07) #RESET #NMI #X2SPD ICEMD DSIO EA10MD[1:0] BCLK #BUSREQ(P34) #BUSACK(P35) #BUSGET(P31) DST[2:0](P10–12) DPCO(P13) DCLK(P14) S1C33000 CPU Core Bus Control Unit OS
PAGE 27
S1C33L01 ■ PIN LAYOUT QFP18-176pin 132 89 88 133 S1C33L01 INDEX 45 176 1 No. 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 Pin name A23 A22 A21 A20 VDDE1 A19 A18 A17 A16 A15 VSS A14 A13 A12 A11 A10 VDD A9 A8 A7 A6 A5 VSS A4 A3 A2 A1 A0/#BSL VDDE1 D15 D14 D13 D12 D11 VSS D10 D9 D8 D7 D6 VDD D5 D4 D3 No.
PAGE 28
THIS PAGE IS BLANK.
PAGE 29
PF1134-03 S1C33S01 32-bit Single Chip Microcomputer ● High-speed 32-bit RISC Core ● Multiply Accumulation ● 8K-byte RAM Built-in ● 2-ch. SIO ■ DESCRIPTION The S1C33S01 consists of the S1C33000 32-bit RISC type CPU as the core, a bus control unit, an interrupt controller, timers, serial interface circuits, 8K-byte RAM and other circuits.
PAGE 30
S1C33S01 ■ PIN LAYOUT QFP15-100pin 75 51 76 50 S1C33S01 INDEX 100 26 1 No. 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 Pin name #WRL/#WR/#WE #WRH/#BSH #RD #EMEMRD #LCAS #HCAS VSS D0 D1 D2 D3 D4 D5 VDD D6 D7 D8 D9 D10 D11 VSS D12 D13 D14 D15 No. 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 Pin name A0/#BSL A1 A2 A3 VDD A4 A5 A6 A7 VSS A8 A9 A10 A11 VDD A12 A13 A14 A15 VSS A16 A17 A18 A19 A20/P33 25 No.
PAGE 31
PF1186-02 S1C33221/222 32-bit Single Chip Microcomputer li e r P m ry a in ● High-speed 32-bit RISC Core ● Multiply Accumulation ● 10-bit ADC ● Built-in RAM ● High-speed DMA, Intelligent DMA ● Twin-clock Oscillator ■ DESCRIPTION The S1C33221/222 is a CMOS 32-bit microcomputer composed of a CMOS 32-bit RISC core, ROM, RAM, DMA, timers, SIO, PLL and other circuits. The S1C33221/222 can be operated with high speed and spend little current.
PAGE 32
S1C33221/222 ■ PIN LAYOUT QFP5-128pin 102 65 103 64 S1C33221/222 INDEX 39 128 1 No. 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 28 Pin name No.
PAGE 33
PF1148-03 S1C33240 32-bit Single Chip Microcomputer li e r P m ry a in ■ DESCRIPTION ● High-speed 32-bit RISC Core ● Multiply Accumulation ● 10-bit ADC ● Built-in RAM ● High-speed DMA, Intelligent DMA ● Twin-clock Oscillator ● Built-in Flash Memory The S1C33240 is a CMOS 32-bit microcomputer composed of a CMOS 32-bit RISC core, Flash, RAM, DMA, timers, SIO, PLL and other circuits. The S1C33240 can be operated with high speed and spend little current.
PAGE 34
S1C33240 ■ PIN LAYOUT QFP5-128pin 102 65 103 64 S1C33240 INDEX 39 128 1 No. 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 30 Pin name No.
PAGE 35
PF1239-02 S1C33210 (Mobile Access Gateway IC) 32-bit Single Chip Microcomputer ● 32-bit RISC CPU ● HDLC Controller ● Three Serial I/O (SIO) Interfaces ● 8K Bytes of Built-in RAM ● Multiply-and-accumulate Instructions ● Built-in Analog-to-digital Converter ● High-speed DMA and Intelligent DMA ● Low Power Consumption ● PDC, PHS, and CdmaOne Interfaces∗1 ∗1: These interfaces require the software modem module.
PAGE 36
S1C33210 (Mobile Access Gateway IC) ● Package ...................................................... QFP15-128pin ● Supply voltages ........................................... Internal operating voltage : 2.7 to 3.6V I/O levels : 2.7 to 3.6V ● Power consumption .................................... In SLEEP mode : 4µW Typ. During normal operation : 230mW Typ. at 3.
PAGE 37
S1C33210 (Mobile Access Gateway IC) ■ PIN LAYOUT QFP15-128pin 96 65 97 64 S1C33210 INDEX 128 33 1 No. 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 Pin name P26/TM4/SOUT2 P27/TM5/SIN2 VSS BCLK P00/SIN0 P01/SOUT0 D15 VDD P03/#SRDY0 D14 P31/#BUSGET/#GARD D13 P32/#DMAACK0 D12 P33/#DMAACK1 D11 P02/#SCLK0 D10 K50/#DMAREQ0 #WRL/#WR/#WE #WRH/#BSH VSS K51/#DMAREQ1 #RD D9 D8 VDD K63/AD3 K62/AD2 AVDD K61/AD1 K60/AD0 No.
PAGE 38
S1C33210 (Mobile Access Gateway IC) ■ PIN FUNCTION ● Pins for Power Supply System VDD VSS AVDD Pin name x6 x7 Pin No. I/O Pull-up Function 8, 27, 47, 74, 93, 111 – – Power supply pin (+) 3, 22, 39, 54, 67, 90, 102 – – Power supply pin (-) GND 30 – – Analog system power supply (+); AVDD = VDD ● Pins for Clock Generator Pin name OSC1 OSC2 OSC3 OSC4 PLLS[1:0] PLLC Pin No.
PAGE 39
S1C33210 (Mobile Access Gateway IC) ● I/O Pins for Internal Peripheral Circuits Pin name K52/#ADTRG K60/AD0 K61/AD1 K62/AD2 K63/AD3 P00/SIN0 P01/SOUT0 P02/#SCLK0 P03/#SRDY0 P04/SIN1 P05/SOUT1 P10/EXCL0/T8UF0/DST0 Pin No.
PAGE 40
S1C33210 (Mobile Access Gateway IC) ■ APPLICATIONS Bluetooth/PDC Adapter S1C33210 SIO(1/3) SIO(2/3) Bluetooth PDC I/F Discrete elements 16w I/F HDLC CODEC I/O Program Memory MS call control X.25 (LAPB) SDP RFCOMM V.42bis L2CAP W-ARQ HCI I/F TCS AT command PDA for PDC/PHS/cdmaOne S1C33210 SIO(1/3) Discrete elements 18w I/F PDC I/F LCD Controller HDLC PHS I/F I/O Program Memory MS call control X.
PAGE 41
PF1257-01 S1C33205/225/226/245 32-bit Single Chip Microcomputer li e r P m ry a in ● High-speed 32-bit RISC Core ● Built-in SDRAM Controller ● Multiply Accumulation ● 10-bit ADC ● Built-in 8K-byte RAM ■ DESCRIPTION The S1C33205/225/226/245 is a CMOS 32-bit microcomputer composed of a CMOS 32-bit RISC core, RAM, DMA, timers, SIO, PLL and other circuits.
PAGE 42
THIS PAGE IS BLANK.
PAGE 43
PF1259-01 S1C33L03 32-bit Single Chip Microcomputer li e r P m ry a in ● High-speed 32-bit RISC Core ● Built-in LCD Controller ● Built-in SDRAM Controller ● Multiply Accumulation ● 10-bit ADC ● Built-in 8K-byte RAM ■ DESCRIPTION The S1C33L03 is a CMOS 32-bit microcomputer composed of a CMOS 32-bit RISC core, RAM, DMA, timers, SIO, PLL, LCD controller, SDRAM controller and other circuits. The S1C33L03 can be operated with high speed and spend little current.
PAGE 44
THIS PAGE IS BLANK.
PAGE 45
PF1136-03 S1C33 Family Development Environment Software tools ● C compiler with strong optimization capability ● Useful extended instructions based on the S1C33 instruction set ● C & assembler source level debugger capable of being connected to various types of debugging targets ● Supporting Windows 95/98/NT4.
PAGE 46
S1C33 Family Development Environment ■ FEATURES ● C Compiler A C compiler optimized based on gcc 2.7.2 to meet the S1C33 architecture. The C compiler and instruction extender realize high-code efficiency. ● Libraries Supports ANSI C and floating-point emulation libraries. ● Preprocessor Provides macro, #include, #define and #ifdef functions for assembly sources. ● Extended Instruction Set An instruction set extended the S1C33 instructions into a form easy to use.
PAGE 47
S1C33 Family Development Environment Hardware tools ● Reduced-pin type (minimum 4-pin) ICE (S5U1C33000H) for the S1C33209 and later models with on-chip ICE ● Inexpensive debugging environment with the debug monitor S5U1C330M2S and S5U1C330MxD1 I/F board ● S5U1C33xxxEx tools for internal ROM emulation ● S5U1C33xxxMx tools for external memory emulation and enhanced break function ■ DESCRIPTION • For the S1C33209 and later models containing on-chip ICE function, development environment with reduced-pin type
PAGE 48
S1C33 Family Development Environment ■ S1C33 FAMILY DEVELOPMENT ENVIRONMENT LIST ● Software Tools Tool S5U1C330M2S + S5U1C330M1D1 (5V) Description In-circuit debugger for the S1C33 chip with on-chip ICE This is a reduced-pin connecting-type ICE requiring only 4 or 10 pins for connection. Debug monitor Enables the creation of an inexpensive debug environment using user resources (ROM 10KB, S5U1C330M2D1 (3.3V) RAM 2.5KB, SIO 1ch.) to connect to the debugger.
PAGE 49
S1C33 Family Development Environment Simulation & emulation tools ■ DESCRIPTION The S1C33 Family offers a total system development environment that allows you to develop software, external ASICs, or ASIC-incorporating custom microcomputers by means of simulation, emulation, prototype boards, or actual IC. This is accomplished by seamless linkage to ordinary software development tools of the ASIC development environment where you perform simulation or emulation.
PAGE 50
S1C33 Family Development Environment ■ S5U1C330C2S This tool provides co-simulation, and emulation environments for your C source code, assembler source code, or HDL source code written in Verilog HDL language. The separately available Verilog simulator (Verilog-XL, ModelSim), MAX + plusII, Quartus (Altera Corporation), S5U1C33001Mx, and S5U330C2D1 are required. C source Assembly source Verilog-HDL file .c .s .
PAGE 51
S1C33 Family Development Environment ■ PROTOTYPE TOOLS Centered around S5U1C33xxxDx, these tools provide a development environment in which a prototype can be evaluated beforehand. A wide selection of function-adding sub-boards helps support a combination of various prototypes.
PAGE 52
THIS PAGE IS BLANK.
PAGE 53
PF1132-03 S1C33 Family Middleware and Firmware ■ S1C33 FAMILY MIDDLEWARE AND FIRMWARE LIST Classification Trade name Voice S5U1C330V1S S5U1C330G3S S5U1C330T1S S5U1C330V2S S5U1C330H1S Sound S5U1C330M1S S5U1C330S1S Image S5U1C330J1S S5U1C330G1S OS S5U1C330R1S Others S5U1C330M2S FLS33 S5U1C330P1S PC I/F S5U1C330C1S S5U1C330S2S S5U1C330U1S Contents (included technology) and sample program operation boards Voice compression/expansion and voice processing (VSX, ADPCM, VOX, VSC, PPC) S5U1C33209D1 + S
PAGE 54
S1C33 Family Middleware and Firmware ■ VOICE COMPRESSION/EXPANSION AND VOICE PROCESSING TECHNOLOGY LIST Technology name VSX VSX2 ADPCM VOX VSC PPCM PCM15 G729 G723 50 Contents Technology for performing timebase and silent compression based on ADPCM Supports a sampling rate of 8kHz An upgraded version of VSX supporting sampling rates of 11.025 to 22.05kHz High-speed version of ADPCM technology with the same sound quality as G726 Supports sampling rates of 8 to 22.
PAGE 55
S1C33 Family Middleware and Firmware ■ DEMONSTRATION SOFTWARE LIST File name dm5s8jVx.exe dm5s8eVx.exe dm5s16Vx.exe dm7s22Vx.exe dm7s32Vx.exe dm7s3bVx.exe dm7s3cVx.exe dm6g26Vx.exe dm6g37Vx.exe dm6guiVx.exe dm6cfVx.exe dm6cmbVx.exe dm3pnVx.exe dm3smVx.exe dm7hmmVx.exe dm7s4Vx.exe dm7s5Vx.
PAGE 56
THIS PAGE IS BLANK.
PAGE 57
PF1194-02 List of Hardware Resources used by Middleware The following lists the default hardware resources used by each middleware. The resources to be used may be changed by modifying the source program opened to the user. Refer to each middleware manual for details. ■ S5U1C330V1S, S5U1C330G3S • 16-bit timer 0 ................................ • 16-bit timer 1 ................................ • 16-bit timer 5 ................................ • A/D converter 0 ............................ • P23 ..........
PAGE 58
List of Hardware Resources used by Middleware ■ S5U1C330S1S For 15-bit stereo output • 16-bit timer 1 ............................................... 9-bit PWM output, L channel • 16-bit timer 2 ............................................... 9-bit PWM output, R channel • 16-bit timer 3 ............................................... 6-bit PWM output, L channel • 16-bit timer 4 ............................................... 6-bit PWM output, R channel • 16-bit timer 5 ......................................
PAGE 59
PF1144-02 S1C33 Family D/A Technology PCM15 ● High-precision D/A technology for the S1C332xx series ● Maximum 15 bits of precision in voice band using hybrid PWM technology; may be output in sampling frequencies up to 48kHz ● Able to realize CD-quality sound using only a microcomputer and several RC components ■ FEATURES • Seiko Epson's original hybrid PWM technology allows the product to support a maximum 15 bits of precision and 8kHz to 48kHz sampling frequencies, enabling CD-quality sound at extremely l
PAGE 60
THIS PAGE IS BLANK.
PAGE 61
PF1003-05 S1C33 Family S5U1C330R1S Middleware Realtime OS middleware ● Realtime OS for S1C33 Family ● Suport µITRON 3.0 ● Optimize for S1C33 Family ■ DESCRIPTION • The S5U1C330R1S is a realtime operating system for the S1C33 Family of single-chip microcomputers. Complies with µITRON3.0 specifications. • Compact and high-speed kernel optimized for use in the S1C33 Family. • The S5U1C330R1S is released with a CD-ROM including all source code, library and sample programs.
PAGE 62
S1C33 Family S5U1C330R1S Middleware ● System Call List Classification Task management Task-dependent synchronization Synchronization and communication Extended synchronization and communication System management Time management Interrupt management Memory pool management Implementationdependent functions 58 System call Function dis_dsp( ) Disable Dispatch ena_dsp( ) Enable Dispatch sta_tsk( ) Start Task ext_tsk( ) Exit Issuing Task ter_tsk( ) Terminate Other Task chg_pri( ) Change Task Priority r
PAGE 63
PF1078-03 S1C33 Family S5U1C330M2S Middleware Debug monitor ● Debug monitor for the S1C33 Family ● Runs on the target board providing a low-cost debug environment ● Controlled with the debugger in a PC through the S5U1C330MxD1 I/F board ■ FEATURES • S5U1C330M2S is the debug monitor program for the S1C33 Family. • Works on the user board by linking with the user program. • Approx. 10KB ROM, approx. 2.5KB RAM and 1 ch of SIO are required for S5U1C330M2S operation. No interrupt resource is used.
PAGE 64
THIS PAGE IS BLANK.
PAGE 65
PF968-05 S1C33 Family S5U1C330V1S Middleware Voice compression and decompression middleware ● Voice compression and decompression middleware for the S1C33 Family ● Voice compression, decompression, and speed and pitch change supported ● Real-time execution in an S1C33 chip ■ FEATURES • Voice middleware for the S1C33 Family is provided in the form of a linkable library in a CD-ROM. • Compression, decompression, a speaking part with D/A (PWM) and a listening part with A/D are included in the library.
PAGE 66
S1C33 Family S5U1C330V1S Middleware ■ SOFTWARE CONFIGURATION ● S5U1C330V1S Library Libraries with voice subroutines that are called from the user's application. Application S5U1C330V1S library voxListen(), voxSpeak(), vscSpeak(), .... Hardware A/D converter, D/A converter, 16-bit timer ● S5U1C330V1S Data Creation Tool This tool creates compressed voice ROM data for replay only. It can be used with Windows95/NT4.0, or higher versions.
PAGE 67
PF1072-04 S1C33 Family S5U1C330M1S Middleware Melody playing middleware ● Melody playing middleware for the S1C33 Family ● Supports simple PWM method similar to general melody ICs ● Max. 3-channel simultaneous outputs ● Supports in an S1C33 chip ■ FEATURES • • • • Middleware for the S1C33 Family is provided as a linkable library. Melody is output with 60Hz to 4kHz PWM waveforms using 16-bit timers. Melody tools allow input of music and evaluation of melody output on the PC.
PAGE 68
S1C33 Family S5U1C330M1S Middleware ● S5U1C330M1S Data Creation Tool This tool creates melody ROM data. It can be used with Windows 95/98/NT4.0, or higher versions. Flow in PC (Example) Musical notes Enter melody keys for each channel Melody text file Melody assembler EPSON Melody ROM data (assembly source) ● S5U1C330M1S Evaluation Tool This tool is for evaluating melody data on a PC. It can be used with Windows 95/98/NT4.0, or higher versions.
PAGE 69
PF1074-03 S1C33 Family S5U1C330S1S Middleware Sound playing middleware ● Sound playing middleware for the S1C33 Family ● Supports musical instruments with the WAVE table method ● 50 ch (monaural, 8kHz sampling)/40MHz playable in real time ■ FEATURES • Middleware for the S1C33 Family is provided as a linkable library. • Produces 15-bit stereo sound at a sampling frequency of 8 to 32kHz. • Sound tools allow input of music and evaluation of sound output on the PC.
PAGE 70
S1C33 Family S5U1C330S1S Middleware ■ SOFTWARE CONFIGURATION ● S5U1C330S1S Library Libraries with sound subroutines that are called from the user's application. Application S5U1C330S1S library Hardware (16-bit timer etc.) ● S5U1C330S1S Data Creation Tool This tool creates sound ROM data. It can be used with Windows 95/98/NT4.0, or higher versions.
PAGE 71
PF1138-02 S1C33 Family S5U1C330T1S Middleware Text to speech middleware ● Text to speech middleware for the S1C33 Family ● Generates more natural speech by adjusting parameters for each phoneme ● Comes with VSX2, a high sampling rate version of VSX ■ FEATURES • The text-to-speech middleware for the S1C33 Family, this generates speech from Japanese text using phoneme data compressed by VSX (8kHz) or VSX2 (11.025 to 22.05kHz). Available in linkable library form.
PAGE 72
S1C33 Family S5U1C330T1S Middleware ● S5U1C330T1S Data Creation Tool This tool creates sentence data and phoneme (word) data. It can be used with Windows 95/98/NT4.0, or higher versions. Flow in PC (Example) Text file DAT tape, etc.
PAGE 73
PF1070-04 S1C33 Family S5U1C330V2S Middleware Voice recognition engine middleware ● Speech recognition middleware for the S1C33 Family ● Real-time execution in an S1C33 chip ● PC tools for making speech recognition ROM data ■ FEATURES • Speech recognition middleware for the S1C33 Family is provided in the form of a linkable library. • The speech recognition engine and a listening routines using an A/D converter are included in the library.
PAGE 74
S1C33 Family S5U1C330V2S Middleware ■ SOFTWARE CONFIGURATION ● S5U1C330V2S Library Application S5U1C330V2S library Option S5U1C330V1S library Hardware A/D converter, 16-bit timer ● S5U1C330V2S Data Creation Tool This tool creates speech recognition ROM data. It can be used with Windows95/98/NT4.0, or higher versions. Flow in PC (Example) Collected speech data 12 1 JP11 EPSON Collect speech data by mic and amp similar to product (S5U1C33xxxDx etc.
PAGE 75
PF970-05 S1C33 Family S5U1C330J1S Middleware Image compression and decompression middleware ● JPEG image compression and decompression middleware for the S1C33 Family ● Monochrome, RGB, YUV image-processing function supported ● PC tools to convert a JPEG compressed image into ROM data ■ FEATURES • • • • Image middleware for the S1C33 Family is provided in the form of a linkable library in a CD-ROM. This middleware conforms to JPEG baseline and is compatible with a great deal of JPEG data.
PAGE 76
S1C33 Family S5U1C330J1S Middleware ● S5U1C330J1S Evaluation Tool This tool is for evaluating JPEG compression and decompression quality on a PC. With a PC, using GUI tools, the quality of image files when the compression ratio is changed can be evaluated. It can be used with Windows95/98/NT4.0, or higher versions. JPEG evaluation tool EPSON ∗ This middleware is only available with the IC (S1C33 Family). This specification may change without notice.
PAGE 77
PF1142-03 S1C33 Family S5U1C330C1S Middleware Compact FLASH middleware ● Compact FLASH middleware for the S1C33 Family ● Supports FAT file system (compatible with MS-DOS Ver.6.x) ■ FEATURES • • • • This is a middleware for the S1C33 Family, available in linkable library form. Uses True IDE mode to interface with memory cards. ATA FLASH card device driver allow use of compact FLASH or ATA FLASH cards. FAT file system driver enables MS-DOS Ver.6.x compatible file exchange.
PAGE 78
S1C33 Family S5U1C330C1S Middleware ■ SOFTWARE CONFIGURATION Application FAT file system driver FAT file system format driver ATA card device driver Hardware ● ATA Card Device Driver Use of the compact FLASH and ATA FLASH cards require an ATA card device driver. ● FAT File System Device Driver (supports FAT12 and FAT16) Permits MS-DOS Ver.6.x compatible file exchange (8 character file names, with three extension characters). Support for Japanese file names. API is standard ANSI-like (e.g.
PAGE 79
PF1140-03 S1C33 Family S5U1C330G1S Middleware Graphic library ● Graphics library for the S1C33 Family ● Supports various grayscales, from 1, 2, 4, or 8bpp colors to monochrome ● Comes with the user interface resources necessary for GUI implementation ■ FEATURES • This is a graphics library for the S1C33 Family provided in linkable library form. User interface resources required for GUI implementation are also available. • Supports various grayscales from 1, 2, 4, or 8bpp colors to monochrome.
PAGE 80
S1C33 Family S5U1C330G1S Middleware ■ SOFTWARE CONFIGURATION Application S5U1C330G1S library Hardware (LCD controller, LCD panel etc.) ■ PRIMARY USER INTERFACE RESOURCES Resorce Form window Pop-up window Text window Command button Check box Radio button Description Standard window Used to display alert information Displays text.
PAGE 81
PF1187-02 S1C33 Family S5U1C330P1S Middleware Pen writing recognition middleware ■ FEATURES ● Handwritten character recognition middleware for the S1C33 Family ● Handwritten character recognition level 1 supports a "printed style of writing" ● Handwritten character recognition level 2 supports a "simplified form of writing" • Handwritten character recognition middleware for the S1C33 Family is provided in the form of a linkable library.
PAGE 82
S1C33 Family S5U1C330P1S Middleware ■ SOFTWARE CONFIGURATION • The driver necessary to acquire the character stroke data must be created by the user in conformity with the user's hardware configuration.
PAGE 83
PF1188-02 S1C33 Family S5U1C330H1S Middleware Voice recognition by phoneme model ● Japanese speech recognition middleware for the S1C33 Family ● Real-time execution in an S1C33 chip ● Phoneme model supported ■ FEATURES • Speech recognition middleware for the S1C33 Family is provided in the form of a linkable library. • The speech recognition engine and a listening routines using an A/D converter are included in the library. Speaking routines with a D/A converter or PWM can be implemented.
PAGE 84
S1C33 Family S5U1C330H1S Middleware ■ SOFTWARE CONFIGURATION ● S5U1C330H1S Library Application S5U1C330H1S library Hardware A/D converter, 16-bit timer ● S5U1C330H1S Evaluation Tool This is an evaluation tool for the S5U1C330H1S recognition engine using the sound board on a PC. Speech recognition evaluation tool EPSON Sound card ∗ This middleware is only available with the IC (S1C33 Family). This specification may change without notice.
PAGE 85
PF1189-02 S1C33 Family S5U1C330S2S Middleware SmartMedia middleware ● SmartMedia middleware for the S1C33 Family ● Supports FAT file system (compatible with MS-DOS Ver.6.x) ■ FEATURES • This is a middleware for the S1C33 Family, available in linkable library form. • Conforms to the SmartMedia specifications of the SSFDC Forum. • FAT file system driver enables MS-DOS Ver.6.x compatible file exchange. FAT format driver for SmartMedia is also available.
PAGE 86
S1C33 Family S5U1C330S2S Middleware ■ SOFTWARE CONFIGURATION ● SmartMedia Library Application FAT file system driver FAT file system format driver File access driver SmartMedia control driver Hardware ∗ To allow modification of the SmartMedia control and file access drivers (some part) to suit the customer hardware environment, the source is left partly open to users. ● File Access Driver, SmartMedia Control Driver Runs according to SmartMedia (4MB to 64MB).
PAGE 87
PF1263-01 S1C33 Family S5U1C330U1S Middleware USB sample program ● USB sample program for the S1C33 Family ● Supports bulk transfer and interrupt transfer ■ FEATURES • Sample programs for the S1C33 Family, with all source code. • Includes a USB mouse program using Interrupt transfer. • Includes a program-loader program using Bulk transfer. Also included are a device driver (Windows 98/2000 version) and application program for Bulk transfer. • May be used to develop USB equipment using the S1C Family.
PAGE 88
S1C33 Family S5U1C330U1S Middleware ■ SOFTWARE CONFIGURATION Windows application User's application Device driver Sample program USB bus driver S1C33, USB controller USB host controller USB target devices Personal computer • This program includes all source code. • The supported USB function controllers are the FLAC075 and SPC7200. • The USB function controllers comply with the USB1.1 specifications.
PAGE 89
PF1265-01 S1C33 Family S5U1C330G3S Middleware G729, G723.1 real time codec middleware ● G72x real time codec middleware for the S1C33 Family ● Real-time execution in an S1C33 chip ● Voice compression technologies G729, G723.1 supported ■ FEATURES • G72x real time codec middleware for the S1C33 Family is provided in the form of a linkable library. • Uses voice compression technologies G729 Annex-A and G723.1 Annex-A (decompression only) to compress and decompress voice data.
PAGE 90
S1C33 Family S5U1C330G3S Middleware ■ SOFTWARE CONFIGURATION Application S5U1C330G3S library Hardware A/D converter, D/A converter, 16-bit timer ● S5U1C330G3S Data Creation Tool This tool creates compressed voice ROM data for replay only. It can be used with Windows95/NT4.0, or higher versions. Flow in PC (Example) DAT DAT tape, etc. 8K PCM file Using a sound card and a sound editor (commercially available) to create and edit a sound file EPSON Sound card ∗ G729 and G723.1 require license fees.
PAGE 91
PF1082-04 S1C33 Family Demonstration and Evaluation Board ■ FEATURES • S5U1C33xxxDx is the evaluation board for the S1C33xxx. It contains 1MB Flash memory × 2, 1MB RAM, 20MHz and 32kHz oscillators. • The onboard 1MB Flash memory includes the S5U1C330M2S debug monitor. It provides debugging functions, such as downloading a program to the RAM or Flash memory, running, stepping, setting breaks, with the S5U1C330MxD1 board and the db33 debugger on the PC.
PAGE 92
S1C33 Family Demonstration and Evaluation Board ■ BOARD SYSTEM EXAMPLE (1) S5U1C33209D1 + S5U1C330A3D1 5V power source S5U1C330A3D1 S5U1C33209D1 S5U1C330M2D1 ● Description • Connecting the S5U1C330M2D1 and a PC allows on-board debugging of the user application, using a debugger (db33.exe) running on the PC. • The S5U1C330A3D1 allows 8kHz to 32kHz-sampled voice/sound to be input or output to or from the board. S5U1C330A3D1 supports PCM15, stereo output, and S5U1C330M1S piezoelectric buzzer output.
PAGE 93
S1C33 Family Demonstration and Evaluation Board ■ BOARD SYSTEM EXAMPLE (2) S5U1C33L01D1 + S5U1C330L2D1/S5U1C330L3D1 5V power source S5U1C33L01D1 S5U1C330L2D1/S5U1C330L3D1 CPU S5U1C330M2D1 FLASH FLASH RAM RAM ● Description With the inclusion of the S5U1C330L2D1/S5U1C330L3D1, this example configuration allows demonstrations of LCD display capability using a 2.6-inch or 3.7-inch DTFD panel. ● Operational Demo Software dm6g26Vx.exe (Display demonstration)–S5U1C33L01D1 + S5U1C330L2D1 dm6g37Vx.
PAGE 94
S1C33 Family Demonstration and Evaluation Board ■ BOARD SYSTEM EXAMPLE (3) S5U1C33L01D1 + S5U1C330C1D1 5V power source S5U1C33L01D1 S5U1C330C1D1 CPU S5U1C330M2D1 FLASH FLASH RAM RAM ● Description With the inclusion of the S5U1C330C1D1, this example configuration allows demonstrations of compact flash. Use a bus connector to connect the S5U1C330C1D1. ● Operational Demo Software dm6cfVx.
PAGE 95
PF1190-02 S1C33 Family Tool Selection Guide ■ OVERVIEW The S1C33 Family provides a varied lineup of development tools and evaluation boards to meet a broad range of situations and needs. The following is your guide to picking the ones best suited to your current project. Note that the following applies only to S1C332xx devices. The S1C33104 uses a different set of tools.
PAGE 96
S1C33 Family Tool Selection Guide B-1-3 Using S5U1C33xxxEx hardware Substitute the appropriate S5U1C33xxxEx component for the S1C33 chip and add S5U1C33002Mx or S5U1C33001Mx components as appropriate (see Figure) to produce emulation memory for downloading and debugging programs. One set is required for each target board being debugged.
PAGE 97
S1C33 Family Tool Selection Guide Note 1: The S5U1C3300xS modules may be borrowed from Seiko Epson for a period of six months. Note 2: For further details on the S5U1C33xxxEx components, see "■COMPATIBILITY LISTS". Note 3: Tool (C) is used in conjunction with (A) and (B). C-3 Built-in ROM not present or not used No additional items necessary ■ OPTIONAL TOOLS The following tools are available to complement the basic tools.
PAGE 98
S1C33 Family Tool Selection Guide ■ ADVANTAGES AND DISADVANTAGES TO CERTAIN TOOLS The approaches available each have their advantages and disadvantages. (1) Onboard writes B-1-1, using onboard resources only for everything, downloading the program to the onboard Flash memory, and using only the target board and S5U1C33000H, is perhaps the most trouble-free approach. The downside, however, is that it does not support software PC breaks. Only the two on-chip hardware PC breaks are available.
PAGE 99
S1C33 Family Tool Selection Guide N-3 Evaluating S1C33L01 For evaluating color panel S5U1C33L01D1 + S5U1C330L2D1 Contains S1C33L01 2.6-inch D-TFD panel or S5U1C330L3D1 3.7-inch D-TFD panel Note 1: S5U1C330L2D1 and S5U1C330L3D1 are available on loan from Seiko Epson.
PAGE 100
S1C33 Family Tool Selection Guide ■ COMPATIBILITY LISTS (1) S5U1C33xxxEx support (as of December 1, 2000) Microcomputer S1C33209 S1C33L01 S1C33T01 S1C33S01 S1C33240 S1C33221 S5U1C33xxxEx to use S5U1C33209E1 (5V), S5U1C33209E2 (3.3V) S5U1C33L01E1 (3.3V) S5U1C33T01E1 (5V), S5U1C33T01E2 (3.3V) S5U1C33S01E1 (3.3V) S5U1C33240E1 (5V), S5U1C33240E2 (3.3V) S5U1C33221E1 (5V), S5U1C33221E2 (3.3V) (2) FLS33 support (as of July 1, 2001) (Version 2.
PAGE 101
S1C33 Family Data Sheets NOTICE: No part of this material may be reproduced or duplicated in any form or by any means without the written permission of Seiko Epson. Seiko Epson reserves the right to make changes to this material without notice.