User guide

20-54
Using OpenVera Assertions
Instantiating Context-Independent Full Custom OVA
You can inline OVA within Verilog by instantiating independent
custom OVA code located in the Verilog file but outside a Verilog
module definition. The unit definition associated with the code must
be specified outside a Verilog module.
The following example demonstrates this method: