User guide

24-67
SystemVerilog Testbench Constructs
class myclass;
.
.
.
typedef struct { int int1;
logic [7:0] log1;
} struct1;
struct1 mystruct1;
.
.
.
endclass
endprogram