User guide

1-15
VirSim Overview
Project Window
The Project Window is used to analyze, elaborate, and simulate VHDL
or mixed VHDL and Verilog projects.
Figure 1-7 Sample Project Window