MVME55006E Single-Board Computer Installation and Use 6806800A37D March 2008
© Copyright 2008 Emerson All rights reserved. Trademarks Emerson, Business-Critical Continuity, Emerson Network Power and the Emerson Network Power logo are trademarks and service marks of Emerson Electric Co. © 2008 Emerson Electric Co. All other product or service names are the property of their respective owners. Intel® is a trademark or registered trademark of Intel Corporation or its subsidiaries in the United States and other countries.
Contents About this Manual . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 1 Hardware Preparation and Installation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 1.1 1.2 1.3 1.4 1.5 1.6 Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 Introduction . . . . . . . . . . . . . . . .
Contents 2.2 2.3 2.4 2.5 2.6 2.7 2.8 2.9 2.10 2.11 2.12 2.13 2.14 2.15 2.16 3 3.4 3.5 Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3.3.
Contents 4.4 4.5 4.6 5 5.3 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 67 Connectors . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 67 5.2.1 Asynchronous Serial Port Connector (J1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 68 5.2.2 Ethernet Connectors (J2) . . . . . . . . . . . . . . . . . . . . . .
Contents B.2 B.3 C Thermally Significant Components . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 99 Component Temperature Measurement . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 101 B.3.1 Preparation. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 101 B.3.2 Measuring Junction Temperature. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
List of Tables Table 1-1 Table 1-2 Table 1-3 Table 1-4 Table 2-1 Table 3-1 Table 3-2 Table 4-1 Table 5-1 Table 5-2 Table 5-3 Table 5-4 Table 5-5 Table 5-6 Table 5-7 Table 5-8 Table 5-9 Table 5-10 Table 5-11 Table 5-12 Table 5-13 Table 5-14 Table 5-15 Table 5-16 Table 5-17 Table 5-18 Table 5-19 Table 5-20 Table 5-21 Table 5-22 Table 5-23 Table 5-24 Table 5-25 Table A-1 Table A-2 Table B-1 Table C-1 Table C-2 Table C-3 Startup Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
List of Tables 8 MVME55006E Single-Board Computer Installation and Use (6806800A37D)
List of Figures Figure 1-1 Figure 1-2 Figure 1-3 Figure 1-4 Figure 1-5 Figure 1-6 Figure 1-7 Figure 1-8 Figure 1-9 Figure 1-10 Figure 1-11 Figure 1-12 Figure 1-13 Figure 1-14 Figure 1-15 Figure 1-16 Figure 1-17 Figure 2-1 Figure 2-2 Figure 3-1 Figure 5-1 Figure 5-2 Figure 5-3 Figure B-1 Figure B-2 Figure B-3 Figure B-4 MVME5500 Board Layout . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 Front Panel and Rear P2 Ethernet Settings . . . . . . . . . . . . . . .
List of Figures 10 MVME55006E Single-Board Computer Installation and Use (6806800A37D)
About this Manual Overview of Contents This manual is divided into the following chapters and appendices: Chapter 1, Hardware Preparation and Installation, provides MVME5500 board preparation and installation instructions for both the board and accessories. Also included are the power-up procedure. Chapter 2, Functional Description, describes the MVME5500 on a block diagram level.
About this Manual Model Number Description MVME7616E-001 Multifunction rear I/O PMC module; 8-bit SCSI, one parallel port, two async and two sync/async serial ports. Transition module with two DB-9 async serial port connectors, two HD-26 sync/async serial port connectors, one HD-36 parallel port connector, one RJ-45 10/100 Ethernet connector; includes 3-row DIN P2 adapter board and cable (for 8-bit SCSI).
About this Manual Notation Description Indicates a hazardous situation which, if not avoided, could result in death or serious injury Indicates a hazardous situation which, if not avoided, may result in minor or moderate injury Indicates a property damage message No danger encountered. Pay attention to important information Summary of Changes This manual has been revised and replaces all prior editions. Date Change March 2008 Updated to Emerson style standards.
About this Manual 14 MVME55006E Single-Board Computer Installation and Use (6806800A37D)
Hardware Preparation and Installation 1.1 1 Overview This chapter contains the following information: 1.2 z Board and accessory preparation and installation instructions z ESD precautionary notes Introduction The MVME5500 is a single-board computer based on the PowerPC MPC7457 processor and the Marvell GT-64260B host bridge with a dual PCI interface and memory controller.
Hardware Preparation and Installation 1.4 Overview of Startup Procedures Overview of Startup Procedures The following table lists the things you will need to do before you can use this board and tells where to find the information you need to perform each step. Be sure to read this entire chapter, including all Caution and Warning notes, before you begin. Table 1-1 Startup Overview 1.5 What you need to do... Refer to... Unpack the hardware.
Configuring the Hardware Hardware Preparation and Installation ESD Emerson strongly recommends that you use an antistatic wrist strap and a conductive foam pad when installing or upgrading a system. Electronic components, such as disk drives, computer boards, and memory modules can be extremely sensitive to electrostatic discharge (ESD).
Hardware Preparation and Installation 1.6.1 Configuring the Board Configuring the Board Figure 1-1 illustrates the placement of the jumpers, headers, switches, connectors, and various other components on the MVME5500. There are several manually configurable headers and switches on the MVME5500 and their settings are shown in Table 1-2. Each default setting is enclosed in brackets. For pin assignments on the MVME5500, refer to Chapter 5, Connector Pin Assignments.
Configuring the Board Hardware Preparation and Installation Table 1-2 MVME5500 Jumper Settings (continued) Jumpers / Switches S4-2 Function Settings PCI Bus 1.0 Speed Header [OFF] ON S3-3 EEPROM Write Protect Header OFF [ON] J34, J97, J98, J99 Ethernet 2 Selection Headers (see also J6, J100, J7, J101) Refer to a note on page 20 for a configuration limitation. J102 –J110 P2 I/O Selection Headers PMC board controls whether the bus runs at 33 MHz or 66 MHz. Forces PCI bus 1.0 to remain at 33 MHz.
Hardware Preparation and Installation Ethernet 2, PMC/SBC Mode, and P2 I/O Selection Headers (J6, J7, J28, The MVME5500 is factory tested and shipped with the configuration described in the following section.
Ethernet 2, PMC/SBC Mode, and P2 I/O Selection Headers (J6, J7, J28, J32, J34, J97 – J110) Hardware For J6, J100, J7 and J101, install jumpers across pins 2-3 on all four headers for rear P2 Ethernet. For front-panel Ethernet, install jumpers across pins 1-2 on all four headers. If the rear P2 Ethernet is selected by jumpers J6, J7, J100, and J101, the Ethernet signals also connect to PMC 1 user I/O connector J14.
Hardware Preparation and Installation Ethernet 2, PMC/SBC Mode, and P2 I/O Selection Headers (J6, J7, J28, Figure 1-2 Front Panel and Rear P2 Ethernet Settings (factory configuration) Front-Panel Ethernet Rear P2 Ethernet J6 J6 3 2 1 3 2 1 J7 J7 1 2 3 1 2 3 J100 J100 3 2 1 3 2 1 J101 J101 1 2 3 1 2 3 J34 J34 1 2 1 2 1 2 1 2 J97 2 1 2 1 2 1 2 J97 J98 J98 J99 Figure 1-3 1 J99 J28 and J32 Settings (factory configuration) PMC Mode SBC/IPMC761 Mode J28 J28 3 2 1 J28 3 2
Flash Boot Bank Select Header (J8) 1.6.3 Hardware Preparation and Installation Flash Boot Bank Select Header (J8) A 3-pin planar header selects the boot Flash bank. No jumper or a jumper installed across pins 1-2 selects Flash 0 as the boot bank. A jumper installed across pins 2-3 selects Flash 1 as the boot bank. Figure 1-5 J8 Settings J8 J8 1 1 1 2 2 2 3 3 3 Boots from Flash device 0 1.6.
Hardware Preparation and Installation 1.6.5 Safe Start ENV Switch (S5-1) Safe Start ENV Switch (S5-1) This switch selects programmed or safe start ENV settings. When set to OFF, it indicates that the programmed ENV settings should be used during boot. Set to ON indicates that the safe ENV settings should be used. Figure 1-7 S5-1 Settings S5-1 1 1 ON 2 2 Normal ENV settings used during boot (factory configuration) 1.6.
SROM Initialization Enable Switch (S5-2) 1.6.7 Hardware Preparation and Installation SROM Initialization Enable Switch (S5-2) This switch enables/disables the GT-64260B SROM initialization. When set to 2, it enables the GT-64260B device initialization via I2C SROM. Set to ON disables this initialization sequence. Figure 1-9 S5-2 Settings S5-2 1 1 ON 2 Disable SROM initialization (factory configuration) Enable SROM initialization 1.6.8 ON 2 PCI Bus 0.
Hardware Preparation and Installation 1.6.9 VME SCON Select Header (J27) VME SCON Select Header (J27) A 3-pin planar header allows the choice for auto/enable/disable SCON VME configuration. A jumper installed across pins 1-2 configures for SCON disabled. A jumper installed across pins 2-3 configures for auto SCON. No jumper installed configures for SCON always enabled. Figure 1-11 J27 Settings J27 J27 1 1 1 2 2 2 3 3 3 Always SCON 1.6.
EEPROM Write Protect Switch (S3-3) 1.6.11 Hardware Preparation and Installation EEPROM Write Protect Switch (S3-3) This switch enables/disables programming of the on-board EEPROMs as a means of protecting the contents from being corrupted. Set to 1, it disables EEPROM programming by driving the WP pin to a logic high. Set to ON to program any of the EEPROMs at addresses A0, A6, A8, and/or AA. Figure 1-13 S3-3 Settings S3-3 1 2 2 3 3 4 4 Disables EEPROM programming 1.6.
Hardware Preparation and Installation 1.7 Installing the RAM5500 Module Installing the RAM5500 Module Procedure To upgrade or install a RAM5500 module, refer to and proceed as follows: 1. Attach an ESD strap to your wrist. Attach the other end of the ESD strap to the chassis as a ground. The ESD strap must be secured to your wrist and to ground throughout the procedure. 2. Perform an operating system shutdown. Turn the AC or DC power off and remove the AC cord or DC power lines from the system.
Installing PMCs Hardware Preparation and Installation 7. Reinstall the MVME5500 assembly in its proper card slot following the procedure in the next section. Be sure the host board is well seated in the backplane connectors. Do not damage or bend connector pins. 8. Replace the chassis or system cover(s), reconnect the system to the AC or DC power source and turn the equipment power on. 1.
Hardware Preparation and Installation Primary PMCspan Procedure This procedure assumes that you have read the user’s manual that came with your PMCs. 1. Attach an ESD strap to your wrist. Attach the other end of the ESD strap to an electrical ground. Note that the system chassis may not be grounded if it is unplugged. The ESD strap must be secured to your wrist and to ground throughout the procedure. 2. Perform an operating system shutdown.
Primary PMCspan Hardware Preparation and Installation Procedure This procedure assumes that you have read the user’s manual that was furnished with your PMCspan. 1. Attach an ESD strap to your wrist. Attach the other end of the ESD strap to an electrical ground. Note that the system chassis may not be grounded if it is unplugged. The ESD strap must be secured to your wrist and to ground throughout the procedure. 2. Perform an operating system shutdown.
Hardware Preparation and Installation Secondary PMCspan 6. Gently press the PMCspan and MVME5500 together and verify that P4 is fully seated in J4. 7. Insert four short screws (Phillips type) through the holes at the corners of the PMCspan and into the standoffs on the MVME5500. Tighten screws securely. 1.8.3 Secondary PMCspan The PMCspanx6E-010 PCI expansion module mounts on top of a PMCspanx6E-002.
Installing the Board Hardware Preparation and Installation 5. Attach the four standoffs from the PMCspanx6E-010 mounting kit to the PMCspanx6E-002 by screwing the threaded male portion of the standoffs in the locations where the screws were removed in the previous step. 6. Place the PMCspanx6E-010 on top of the PMCspanx6E-002. Align the mounting holes in each corner to the standoffs and align PMCspanx6E-010 connector P3 with PMCspanx6E-002 connector J3. 7.
Hardware Preparation and Installation Connection to Peripherals 5. Slide the MVME5500 into the chassis until resistance is felt. Figure 1-17 Installation into a Typical VME Chassis 6. Simultaneously move the injector/ejector levers in an inward direction. 7. Verify that the MVME5500 is properly seated and secure it to the chassis using the two screws located adjacent to the injector/ejector levers. 8. Connect the appropriate cables to the MVME5500. 1.9.
Completing the Installation Hardware Preparation and Installation Table 1-3 MVME5500 Connectors (continued) 1.9.2 Connector Function J18 Boundary scan connector J21, J22, J23, J24 PMC 2 connectors J33 COM2 planar connector P1, P2 VME rear panel connectors P4 Memory expansion connector Completing the Installation Verify that hardware is installed and the power/peripheral cables connected are appropriate for your system configuration.
Hardware Preparation and Installation Switches and Indicators The MVME5500 has two front-panel indicators: z BFL, software controlled. Asserted by firmware (or other software) to indicate a configuration problem (or other failure). z CPU, connected to a CPU bus control signal to indicate bus activity. The following table describes these indicators: Table 1-4 Front-Panel LED Status Indicators 36 Function Label Color Description CPU Bus Activity CPU Green CPU bus is busy.
Functional Description 2.1 2 Overview This chapter describes the MVME5500 on a block diagram level. 2.2 Block Diagram Table 2-1 shows a block diagram of the overall board architecture.
Functional Description 2.3 Features Features The following table lists the features of the MVME5500.
Processor Functional Description Table 2-1 MVME5500 Features Summary (continued) 2.4 Feature Description PCI Mezzanine Cards – Two PMC sites (one shared with the expansion memory and has IPMC capability) PCI Expansion – One expansion connector for interface to PMCspan Miscellaneous – Reset/Abort switch – Front-panel status indicators, Run and Board Fail Form Factor – Standard VME Processor The MVME5500 supports the MPC7457 processor in the 483-pin CBGA package.
Functional Description CPU Bus Interface Each of the device buses are de-coupled from each other, enabling concurrent operation of the CPU bus, PCI buses and access to SDRAM. Refer to the GT-64260B System Controller for PowerPC Processors Data Sheet, listed in Appendix C, Related Documentation, for more details. 2.6.1 CPU Bus Interface The GT-64260B supports MPX or 60x bus mode operation. The MVME5500 board has jumper/build option resistors to select either operating mode at power-up. 2.6.
Direct Memory Access (DMA) Functional Description The MVME5500 board contains the following I2C serial devices: z 256 byte EEPROM for fixed GT-64260B initialization z 8KB EEPROM for VPD z 8KB EEPROM for user-defined VPD z 256 byte EEPROM for SPD z DS1621 temperature sensor The 8KB EEPROM devices are implemented using Atmel AT24C64 devices. These devices use two byte addressing to address the 8KB of the device. 2.6.
Functional Description 2.8 System Memory System Memory System memory for the MVME5500 is provided by one to four banks of ECC synchronous DRAM in two banks. During system initialization, the firmware determines the presence and configuration of each memory bank installed by reading the contents of the serial presence detection (SPD) EEPROM on the board, and another one on the expansion memory module.
PCI-to-PCI Bridges 2.9.3 Functional Description PCI-to-PCI Bridges The MVME5500 uses a PCI 2.1 compliant, 66 MHz capable, HiNT PCI 6154 PCI-to-PCI bridge. The primary side connects to PCI Bus 0.0 of the GT-64260B and PMC/IPMC slot 1. The secondary side connects to PCI Bus 0.1 on which a PMC expansion connector and the VME controller resides. 2.9.4 PMC Sites The MVME5500 board supports two PMC sites. Both sites support processor PMC boards with two IDSELs and two arbitration request/grant pairs.
Functional Description 2.10 Asynchronous Serial Ports Asynchronous Serial Ports The MVME5500 board uses two TL16C550C universal asynchronous receiver/transmitters (UARTs) interfaced to the GT-64260B device bus to provide the asynchronous serial interfaces. EIA232 drivers and receivers reside on board. COM1 signals are wired to an RS-232 transceiver that interfaces to the front-panel RJ-45 connector.
System Control and Status Registers 2.12 Functional Description System Control and Status Registers The MVME5500 CPU board contains System Control and Status Registers mapped into Bank 1 of the GT-64260B device bus interface. Refer for the MMVE5500 Single-Board Computer Programmer’s Reference Guide for details. 2.13 Sources of Reset The sources of reset on the MVME5500 are the following: 2.
Functional Description 46 Debug Support MVME55006E Single-Board Computer Installation and Use (6806800A37D)
RAM55006E Memory Expansion Module 3.1 3 Overview The RAM55006E memory expansion module can be used on the MVME5500 as an option for additional memory capability. The expansion module has two banks of SDRAM with up to 512MB of available ECC memory. The RAM55006E incorporates a serial ROM (SROM) for system memory serial presence detect (SPD) data. The RAM55006E will hereafter be called the RAM5500. 3.
RAM55006E Memory Expansion Module SROM The RAM5500 SPD uses the SPD JEDEC standard definition and is accessed at address $A2. Refer to the following section on SROM for more details. Figure 3-1 RAM500 Block Diagram CLK (0:8) Bank of 9 (x8) SDRAM Registers AVC16722 Registers AVC16374 A, BA, WE_L, RAS_L, CAS_L, CS_C_L, CS_D_L DQM SROM SPD SCL SDA PLL Clock Driver A1_SPD A0_SPD CLK1 MVME5500 Mezzanine Connector 3.3.2 SROM The RAM5500 memory expansion module contains a single +3.
Memory Expansion Connector Pin Assignments RAM55006E Memory Expansion Module *Common GND pins mate to a GIGA assembly with a ground plate. The GIGA assembly is an enhanced electrical performance receptacle and plug from AMP that includes receptacles loaded with contacts for grounding circuits at 9 or 10 signal circuits. These ground contacts mate with grounding plates on both sides of the plug assemblies.
RAM55006E Memory Expansion Module Memory Expansion Connector Pin Assignments Table 3-2 RAM5500 Connector (P1) Pin Assignments (continued) 50 Pin Signal Signal Pin 65 DQ50 DQ51 66 67 DQ52 DQ53 68 69 +3.3V +3.3V 70 71 DQ54 DQ55 72 73 DQ56 DQ57 74 75 DQ58 DQ59 76 77 DQ60 DQ61 78 79 GND* GND* 80 81 DQ62 DQ63 82 83 CKD00 CKD01 84 85 CKD02 CKD03 86 87 CKD04 CKD05 88 89 +3.3V +3.
RAM5500 Programming Issues RAM55006E Memory Expansion Module Table 3-2 RAM5500 Connector (P1) Pin Assignments (continued) 3.5 Pin Signal Signal Pin 137 DQM1 DQM0 138 139 GND* GND* 140 RAM5500 Programming Issues The RAM5500 contains no user programmable register, other than the SPD data. 3.5.1 Serial Presence Detect (SPD) Data This register is partially described for the RAM5500 within the MVME5500 Single Board Computer Programmer’s Reference Guide.
RAM55006E Memory Expansion Module 52 Serial Presence Detect (SPD) Data MVME55006E Single-Board Computer Installation and Use (6806800A37D)
MOTLoad Firmware 4.1 4 Overview This chapter describes the basic features of the MOTLoad firmware product, designed as the next generation initialization, debugger and diagnostic tool for high-performance embedded board products using state-of-the-art system memory controllers and bridge chips, such as the GT-64260B. In addition to an overview of the product, this chapter includes a list of standard MOTLoad commands and the default VME settings that are changeable by the user, as allowed by the firmware.
MOTLoad Firmware 4.3.1 Utilities Utilities The definition of a MOTLoad utility application is very broad. Simply stated, it is considered a MOTLoad command if it is not a MOTLoad test. Typically, MOTLoad utility applications are applications that aid the user in some way (that is, they do something useful). From the perspective of MOTLoad, examples of utility applications are: configuration, data/status displays, data manipulation, help routines, data/status monitors, etc.
Command List MOTLoad Firmware Test results and test status are obtained through the testStatus, errorDisplay, and taskActive commands. Refer to the appropriate command description page in the MOTLoad Firmware Package User’s Manual for more information. 4.3.3 Command List The following table provides a list of all current MOTLoad commands. Products supported by MOTLoad may or may not employ the full command set.
MOTLoad Firmware Command List Table 4-1 MOTLoad Commands (continued) Command Description csb Calculates a Checksum Specified by Command-line Options csh csw 56 devShow Display (Show) Device/Node Table diskBoot Disk Boot (Direct-Access Mass-Storage Device) downLoad Down Load S-Record from Host ds One-Line Instruction Disassembler echo Echo a Line of Text elfLoader ELF Object File Loader errorDisplay Display the Contents of the Test Error Status Table eval Evaluate Expression execProgr
Command List MOTLoad Firmware Table 4-1 MOTLoad Commands (continued) Command Description mdb Memory Display Bytes/Halfwords/Words mdh mdw memShow Display Memory Allocation mmb Memory Modify Bytes/Halfwords/Words mmh mmw mpuFork Execute program from idle processor mpuShow Display multi-processor control structure mpuStart Start the other MPU netBoot Network Boot (BOOT/TFTP) netShow Display Network Interface Configuration Data netShut Disable (Shutdown) Network Interface netStats Displa
MOTLoad Firmware Command List Table 4-1 MOTLoad Commands (continued) 58 Command Description testEnetPtP Ethernet Point-to-Point testNvramRd NVRAM Read testNvramRdWr NVRAM Read/Write (Destructive) testRam RAM Test (Directory) testRamAddr RAM Addressing testRamAlt RAM Alternating testRamBitToggle RAM Bit Toggle testRamBounce RAM Bounce testRamCodeCopy RAM Code Copy and Execute testRamEccMonitor Monitor for ECC Errors testRamMarch RAM March testRamPatterns RAM Patterns testRamPerm
Using the Command Line Interface MOTLoad Firmware Table 4-1 MOTLoad Commands (continued) 4.4 Command Description waitProbe Wait for I/O Probe to Complete Using the Command Line Interface Interaction with MOTLoad is performed via a command line interface through a serial port on the single board computer, which is connected to a terminal or terminal emulator (for example, Window’s Hypercomm). The default MOTLoad serial port settings are: 9600 baud, 8 bits, no parity.
MOTLoad Firmware Rules Copyright: Motorola Inc.1999-2005, All Rights Reserved MOTLoad RTOS Version 2.0, PAL Version 1.0 RM01 Mon Aug 29 15:24:13 MST 2005 MVME5500> If the partial command string cannot be resolved to a single unique command, MOTLoad informs the user that the command was ambiguous. Example: MVME5500> te "te" ambiguous MVME5500> 4.4.
Firmware Settings MOTLoad Firmware Example MVME5500> help testRam Usage: testRam [-aPh] [-bPh] [-iPd] [-nPh] [-tPd] [-v] Description: RAM Test [Directory] Argument/Option Description -a Ph: Address to Start (Default = Dynamic Allocation) -b Ph: Block Size (Default = 16KB) -i Pd: Iterations (Default = 1) -n Ph: Number of Bytes (Default = 1MB) -t Ph: Time Delay Between Blocks in OS Ticks (Default = 1) -v O : Verbose Output MVME5500> 4.
MOTLoad Firmware Default VME Settings Sets LSI1_TO to indicate that the PCI memory address is to be translated by 0x70000000 before presentation on the VMEbus; the result of the translation is: 0x91000000 + 0x70000000 = 0x101000000, thus 0x01000000 on the VMEbus.
Default VME Settings MOTLoad Firmware z VMEbus Slave Image 0 Translation Offset = 00000000 Sets VSI0_TO to define that no translation of the VMEbus address is to occur when transferred to the local PCI bus. According to the CHRP map in use by MOTLoad, this will result in transfers to local DRAM; that is, 0x00000000 on the VMEbus is 0x00000000 in local DRAM. z VMEbus Slave Image 1 - 7 These images are set to zeroes and thus disabled.
MOTLoad Firmware 4.5.1.1 Default VME Settings CR/CSR Settings The firmware supports both Auto Slot ID and Geographical Addressing for assigning the CR/CSR base address dependent on a hardware jumper setting. See the VME64 Specification and the VME64 Extensions for details. As a result, a 512K byte CR/CSR area can be accessed from the VMEbus using the CR/CSR AM code. 4.5.1.2 Displaying VME Settings To display the changeable VME setting, type the following at the firmware prompt: 4.5.1.
Default VME Settings MOTLoad Firmware Edits Master Control Register state 4.5.1.4 z vmeCfg -e -r404 Edits Miscellaneous Control Register state z vmeCfg -e -r40C Edits User AM Codes Register state z vmeCfg -e -rF70 Edits VMEbus Register Access Image Control Register state Deleting VME Settings To delete the changeable VME setting (restore default value), type the following at the firmware prompt: 4.5.1.
MOTLoad Firmware 4.6 Remote Start Remote Start As described in the MOTLoad Firmware Package User's Manual, listed in Appendix C, Related Documentation, remote start allows the user to obtain information about the target board, download code and/or data, modify memory on the target, and execute a downloaded program. These transactions occur across the VMEbus in the case of the MVME5500.
Connector Pin Assignments 5.1 5 Introduction This chapter provides pin assignments for various headers and connectors on the MMVE5500 single-board computer.
Connector Pin Assignments 5.2.1 Asynchronous Serial Port Connector (J1) Asynchronous Serial Port Connector (J1) An RJ-45 receptacle is located on the front panel of the MVME5500 board to provide the interface to the COM1 serial port. The pin assignments for this connector are as follows: Table 5-1 COM1 Connector (J1) Pin Assignments 5.2.
IPMC Connector (J3) 5.2.3 Connector Pin Assignments IPMC Connector (J3) One 40-pin Molex .635 mm (.025") pitch board-to-board receptacle (52885) is used to provide a planar interface to IPMC module signals. This receptacle mates with the Molex 53627 plug thus providing the 10.0 mm stacking height of the PMC card.
Connector Pin Assignments 5.2.4 PCI/PMC Expansion Connector (J4) PCI/PMC Expansion Connector (J4) One 114-pin Mictor connector with a center row of power and ground pins is used to provide PCI/PMC expansion capability. The pin assignments for this connector are as follows: Table 5-4 PCI/PMC Expansion Connector (J4) Pin Assignments 70 Pin Signal 1 +3.
PCI/PMC Expansion Connector (J4) Connector Pin Assignments Table 5-4 PCI/PMC Expansion Connector (J4) Pin Assignments (continued) Pin Signal 39 PAR 41 C/BE1# 43 C/BE3# C/BE2# 44 45 AD1 AD0 46 47 AD3 AD2 48 49 AD5 AD4 50 51 AD7 AD6 52 53 AD9 AD8 54 55 AD11 AD10 56 57 AD13 AD12 58 59 AD15 AD14 60 61 AD17 AD16 62 63 AD19 AD18 64 65 AD21 AD20 66 67 AD23 AD22 68 69 AD25 AD24 70 71 AD27 AD26 72 73 AD29 AD28 74 75 AD31 AD30 76 +5V Signal
Connector Pin Assignments CPU COP Connector (J5) Table 5-4 PCI/PMC Expansion Connector (J4) Pin Assignments (continued) 5.2.
PMC 1 Interface Connectors (J11, J12, J13, J14) 5.2.6 Connector Pin Assignments PMC 1 Interface Connectors (J11, J12, J13, J14) There are four 64-pin SMT connectors for the PMC 1 slot on the MVME5500 to provide a 32/64bit PCI interface and optional I/O interface. If a PMC module is plugged into PMC slot 1, the memory mezzanine card cannot be used because the PMC module covers the memory mezzanine connector.
Connector Pin Assignments PMC 1 Interface Connectors (J11, J12, J13, J14) Table 5-6 PMC 1 Connector (J11) Pin Assignments (continued) Pin Signal Signal Pin 61 AD00 +5V 62 63 GND REQ64# 64 Table 5-7 PMC 1 Connector (J12) Pin Assignments Pin 74 Signal Signal Pin 1 +12V TRST# 2 3 TMS TDO 4 5 TDI GND 6 7 GND PCI_RSVD 8 9 PCI_RSVD PCI_RSVD 10 11 MOT_RSVD +3.3V 12 13 RST# MOT_RSVD 14 15 +3.
PMC 1 Interface Connectors (J11, J12, J13, J14) Connector Pin Assignments Table 5-7 PMC 1 Connector (J12) Pin Assignments (continued) Pin Signal Signal Pin 61 ACK64# +3.
Connector Pin Assignments PMC 1 Interface Connectors (J11, J12, J13, J14) Table 5-8 PMC 1 Connector (J13) Pin Assignments (continued) Pin Signal Signal Pin 61 PCI_RSVD GND 62 63 GND PCI_RSVD 64 Table 5-9 PMC 1 Connector (J14) Pin Assignments 76 Pin Signal Signal Pin 1 PMC1_1 (P2-C1) PMC1_2 (P2-A1) 2 3 PMC1_3 (P2-C2) PMC1_4 (P2-A2) 4 5 PMC1_5 (P2-C3) PMC1_6 (P2-A3) 6 7 PMC1_7 (P2-C4) PMC1_8 (P2-A4) 8 9 PMC1 _9 (P2-C5) PMC1_10 (P2-A5) 10 11 PMC1_11 (P2-C6) PMC1_12 (P2
Boundary Scan Connector (J18) Connector Pin Assignments Table 5-9 PMC 1 Connector (J14) Pin Assignments (continued) 5.2.7 Pin Signal Signal Pin 61 PMC1_61 (P2-C31) PMC1_62 (P2-A31) 62 63 PMC1_63 (P2-C32) PMC1_64 (P2-A32) 64 Boundary Scan Connector (J18) The boundary scan connector is used to provide boundary scan testing of all on-board JTAG devices in a single scan chain. Table 5-10 Boundary Scan Connector (J18) Pin Assignments 5.2.
Connector Pin Assignments PMC 2 Interface Connectors (J21, J22, J23, J24) Table 5-11 PMC 2 Connector (J21) Pin Assignments (continued) Pin Signal Signal Pin 19 VIO AD31 20 21 AD28 AD27 22 23 AD25 GND 24 25 GND C/BE3# 26 27 AD22 AD21 28 29 AD19 +5V 30 31 VIO AD17 32 33 FRAME# GND 34 35 GND IRDY# 36 37 DEVSEL# +5V 38 39 GND LOCK# 40 41 PCI_RSVD PCI_RSVD 42 43 PAR GND 44 45 VIO AD15 46 47 AD12 AD11 48 49 AD09 +5V 50 51 GND C/BE0# 52 53
PMC 2 Interface Connectors (J21, J22, J23, J24) Connector Pin Assignments Table 5-12 PMC 2 Connector (J22) Pin Assignments (continued) Pin Signal Signal Pin 19 AD30 AD29 20 21 GND AD26 22 23 AD24 +3.3V 24 25 IDSEL AD23 26 27 +3.3V AD20 28 29 AD18 GND 30 31 AD16 C/BE2# 32 33 GND IDSELB 34 35 TRDY# +3.3V 36 37 GND STOP# 38 39 PERR# GND 40 41 +3.3V SERR# 42 43 C/BE1# GND 44 45 AD14 AD13 46 47 M66EN AD10 48 49 AD08 +3.
Connector Pin Assignments PMC 2 Interface Connectors (J21, J22, J23, J24) Table 5-13 PMC 2 Connector (J23) Pin Assignments (continued) Pin Signal Signal Pin 19 AD57 GND 20 21 VIO AD56 22 23 AD55 AD54 24 25 AD53 GND 26 27 GND AD52 28 29 AD51 AD50 30 31 AD49 GND 32 33 GND AD48 34 35 AD47 AD46 36 37 AD45 GND 38 39 VIO AD44 40 41 AD43 AD42 42 43 AD41 GND 44 45 GND AD40 46 47 AD39 AD38 48 49 AD37 GND 50 51 GND AD36 52 53 AD35 AD34 54 5
Asynchronous Serial Port (COM2) Planar Connector (J33) Connector Pin Assignments Table 5-14 PMC 2 Connector (J24) Pin Assignments (continued) 5.2.
Connector Pin Assignments 5.2.10 VMEbus Connectors (P1 & P2) (PMC Mode) VMEbus Connectors (P1 & P2) (PMC Mode) The VME P1 and P2 connectors are 160-pin DINs. The P1 connector provides power and VME signals for 24-bit address and 16-bit data. The pin assignments for the P1 connector are specified by the VME64 Extension Standard (refer to Appendix C, Related Documentation, for the link to this specification).
VMEbus Connectors (P1 & P2) (SBC Mode) Connector Pin Assignments Table 5-16 VME Connector (P2) Pin Assignments (PMC Mode) (continued) Pin ROW Z ROW A ROW B ROW C ROW D 15 PMC2_23 (J24-23) PMC1_30 (J14-30) VD17 PMC1_29 (J14-29) PMC2_22 (J24-22) 16 GND PMC1_32 (J14-32) VD18 PMC1_31 (J14-31) PMC2_24 (J24-24) 17 PMC2_26 (J24-26) PMC1_34 (J14-34) VD19 PMC1_33 (J14-33) PMC2_25 (J24-25) 18 GND PMC1_36 (J14-36) VD20 PMC1_35 (J14-35) PMC2_27 (J24-27) 19 PMC2_29 (J24-29) PMC1_38 (J14
Connector Pin Assignments VMEbus Connectors (P1 & P2) (SBC Mode) Row B of the P2 connector provides power to the MVME5500 and to the upper eight VMEbus address lines, and additional 16 VMEbus data lines. Please read the configuration notes below as they apply to the P2 connector. 1. When J28 is configured for IPMC mode, –12V is supplied to P2 pin A30. If there is an incompatible board plugged into this P2 slot, damage may occur. 2. When J32 is configured for IPMC mode, +12V is supplied to P2 pin C7.
VMEbus Connectors (P1 & P2) (SBC Mode) Connector Pin Assignments Table 5-17 VME Connector (P2) Pinout with IPMC712 (continued) Pin Row Z Row A Row B Row C Row D 26 GND RXD4 VD27 CTS1 PMC2_39 (J24-39) 27 PMC2_41 (J24-41) RTS4 VD28 TXD2 PMC2_40 (J24-40) 28 GND TRXC4 VD29 RXD2 PMC2_42 (J24-42) 29 PMC2_44 (J24-44) CTS4 VD30 RTS2 PMC2_43 (J24-43) 30 GND DTR4 VD31 CTS2 PMC2_45 (J24-45) 31 PMC2_46 (J24-46) DCD4 GND DTR2 GND 32 GND RTXC4 +5V DCD2 VPC Table 5-18 VME
Connector Pin Assignments Memory Expansion Connector (P4) Table 5-18 VME Connector (P2) Pinouts with IPMC761 (continued) Pin Row Z Row A Row B Row C Row D 26 GND RXD4 VD27 CTS1_232 PMC2_39 (J24-39) 27 PMC2_41 (J24-41) RTXC4 VD28 TXD2_232 PMC2_40 (J24-40) 28 GND TRXC4 29 PMC2_44 (J24-44) 30 GND 31 32 VD29 RXD2_232 PMC2_42 (J24-42) VD30 RTS2_232 PMC2_43 (J24-43) -12VF VD31 CTS2_232 PMC2_45 (J24-45) PMC2_46 (J24-46) MSYNC# GND MDO GND GND MCLK +5V MDI VPC Functio
Memory Expansion Connector (P4) Connector Pin Assignments Table 5-19 Memory Expansion Connector (P4) Pin Assignments (continued) Pin Signal Signal Pin 33 MD24 MD25 34 35 MD26 MD27 36 37 MD28 MD29 38 39 MD30 MD31 40 41 GND GND 42 43 MD32 MD33 44 45 MD34 MD35 46 47 MD36 MD37 48 49 MD38 MD39 50 51 +3.3V +3.
Connector Pin Assignments Headers Table 5-19 Memory Expansion Connector (P4) Pin Assignments (continued) 5.3 Pin Signal Signal Pin 105 MA4 MA3 106 107 MA2 MA1 108 109 +3.3V +3.3V 110 111 MA0 B2_CS# 112 113 B3_CS# GND 114 115 DQM5 DQM7 116 117 SDWE# SDRAS# 118 119 GND GND 120 121 SDCAS# +3.3V 122 123 +3.3V DQM6 124 125 DQM5 I2CSCL 126 127 I2CSDA A1_SPD (GND) 128 129 A0_SPD (NC) DQM4 130 131 DQM3 DQM2 132 133 GND CLK_MEZZ 134 135 GND +3.
Ethernet 2, PMC/SBC Mode, and P2 I/O Selection Headers (J6, J7, J28, J32, J34, J97 – J110) 5.3.1.1 Connector Pin Ethernet Four 3-pin 2 mm planar headers and four 2-pin 2 mm planar headers are for 10/100/BaseT Ethernet 2 selection. Ethernet 1 is the Gigabit Ethernet port and is front panel only.
Connector Pin AssignmentsEthernet 2, PMC/SBC Mode, and P2 I/O Selection Headers (J6, J7, J28, J32, J34, J97 5.3.1.2 PMC/SBC Mode Selection Two 3-pin planar headers on the MVME5500 are for PMC/SBC mode selection. For PMC mode, install jumpers across pins 1-2 on both headers. For SBC/IPMC761 mode, install jumpers across pins 2-3 on both headers. For SBC/IPMC712 mode, install a jumper across pins 2-3 for J32 and install a jumper across pins 1-2 for J28. Selection notes follow the table.
Ethernet 2, PMC/SBC Mode, and P2 I/O Selection Headers (J6, J7, J28, J32, J34, J97 – J110) 5.3.1.3 Connector Pin P2 I/O Selection Nine 3-pin 2 mm planar headers are for P2 I/O selection. Install jumpers across pins 1-2 on all nine headers to select PMC 2 I/O for P2 in PMC mode. Install jumpers across pins 2-3 on all nine headers to select IPMC I/O for P2 in SBC/IPMC761 or SBC/IPMC712 mode.
P15 J3 J14 SCSI P14 Parallel P14 J14 Port J14 COM 1 P14 J14 COM 2 P14 J14 COM 3 P14 J14 COM 4 P14 IPMC712 J14-60 J28 -12v J14-13 J32 +12v Twisted J6, J7, Pair J100, Ethernet J101 J14-1,3,5,7 J102J110 P2 C1 to C4 P2 - P2 A30 A30 P2 - P2 C7 C7 J2-A14 to A16,C16,A17,C17 J2-A22 to A26,C26,A27,A28 J2-A22 to A26,C26,A27,A28 P2-A19 to A24 P2-A25 to A32 P2-A19 to A24 P2-A25 to A32 COM 3 J9 - 2, 3, 4, 5, 20, 8 COM 2 J8 - 2, 3, 4, 5, 20, 8 COM 1 J7 - 2, 3, 4, 5 COM 4 J10-2, 3, 4, 17, 5, 20, 8, 1
MVME55006E Single-Board Computer Installation and Use (6806800A37D) J14-1,3,5,7 P1 C1 to C4 P2-A1 to A18 P2-Z1 to Z17 (odd pins) -12VF +12VF C-, C+, T-, T+ J1-35 -45 J4-44,46,48,50 J4-64,63,54,56 P1-C31,C32,A31,A32 P2-A25 to A28 P1-A25 to A28 J4-32,31,34,33 P1-A21 to A24 P2-A21 to A24 P2-C31,C32,A31,A32 P2-A29 to A31,C31 J4-58,60,62,61 P1-C27 to C30 P2-C27 to C30 P2-A22 to A25 P2-C32,A32,A27,A28 P2-A16,C16,A17,C17 P2-C18 to C20,A21 J4-35,37,39,42 J9 - 6, 3, 2, 1 10/100 Ethernet COM 4
P2_PMC1_IO(60) P2_PMC1_IO(13) J14-1,3,5,7 P2 A30 P2 C7 P2 C1 to C4 PMC2_IO (46:1) PMC1_IO (64:1) P2 P2 P2-Z1 to Z17 (odd pins) Note: All PMC I/O nets are 0.010" wide for current carrying capability on the MVME5500.
Flash Boot Bank Select Header (J8) 5.3.2 Connector Pin Assignments Flash Boot Bank Select Header (J8) A 3-pin 2 mm planar header selects the boot Flash bank. No jumper or a jumper installed across pins 1-2 selects Flash 0 as the boot bank. A jumper installed across pins 2-3 selects Flash 1 as the boot bank. The pin assignments for this header are as follows: Table 5-24 Flash Boot Bank Select Header (J8) Pin Assignments 5.3.3 Pin Signal 1 GND 2 BANK_SEL 3 +3.
Connector Pin Assignments 96 VME SCON Select Header (J27) MVME55006E Single-Board Computer Installation and Use (6806800A37D)
A Specifications A.1 A Power Requirements In its standard configuration, the MVME5500 requires +5V, +12V, and –12V for operation. On-board converters supply the processor core voltage, +3.3V, +1.5V, +1.8V, and +2.5V. A.1.1 Supply Current Requirements Table A-1 provides an estimate of the typical and maximum current required from each of the input supply voltages. Table A-1 Power Requirements Model Power +5V ± 5% MVME5500-0163 Typical: 6.7 A Maximum: 8.
Specifications Environmental Specifications Table A-2 MVME5500 Specifications (continued) 98 Characteristics Specifications MTBF 207,058 hours MVME55006E Single-Board Computer Installation and Use (6806800A37D)
B Thermal Validation B.1 B Overview Board component temperatures are affected by ambient temperature, air flow, board electrical operation and software operation. In order to evaluate the thermal performance of a circuit board assembly, it is necessary to test the board under actual operating conditions. These operating conditions vary depending on system design.
Thermal Validation Thermally Significant Components Table B-1 Thermally Significant Components (continued) Reference Designator Generic Description Max. Allowable Component Temperature (deg.
Component Temperature Measurement Figure B-2 Thermal Validation Thermally Significant Components—Primary Side J18 U19 U7 J8 J27 U28 U29 U30 J5 U6 J21 U5 J22 U25 U16 J102 - J110 U4 PMC 2 XU2 1 XU1 J23 P1 J24 3 J102 - J110 S4 S3 U27 U18 U15 U23 U17 J3 J11 U129 U14 U13 U12 PMC 1 J12 U11 U3 J13 U26 U9 U20 U8 U125 ABT/RST ENET 1 GigE 10/100 ENET 2 J2 J33 J14 J32 U126 S5 S2 U1 1 3 U22 U10 U2 J32 J6 / J100 J99 J98 J34 J97 J101 / J7 P4 S1 P2 U123 J28 U24 U
Thermal Validation B.3.2 Measuring Junction Temperature Measuring Junction Temperature Some components have an on-chip thermal measuring device such as a thermal diode. For instructions on measuring temperatures using the on-board device, refer to the component manufacturer’s documentation listed in Appendix C, Related Documentation. B.3.3 Measuring Local Air Temperature Measure local component ambient temperature by placing the thermocouple downstream of the component.
Measuring Case Temperature Thermal Validation Machining a heatsink base reduces the contact area between the heatsink and the electrical component. You can partially compensate for this effect by filling the machined areas with thermal grease. The grease should not contact the thermocouple junction.
Thermal Validation 104 Measuring Case Temperature MVME55006E Single-Board Computer Installation and Use (6806800A37D)
C Related Documentation C.1 C Emerson Network Power - Embedded Computing Documents The Emerson Network Power - Embedded Computing publications listed below are referenced in this manual. You can obtain electronic copies of Emerson Network Power - Embedded Computing publications by contacting your local Emerson sales office. For documentation of final released (GA) products, you can also visit the following website: http://www.emersonnetworkpowerembeddedcomputing.
Related Documentation Manufacturers’ Documents Table C-2 Manufacturers’ Documents (continued) Document Title and Source Publication Number or Search Term GT-64260B System Controller for PowerPC Processors Data Sheet MV-S100414-00B Marvell Technologies, Ltd., http://www.marvell.com Intel Corportation, http://www.intel.com Intel 82544EI Gigabit Ethernet Controller with Integrated PHY Data Sheet 82544.
Related Specifications C.3 Related Documentation Related Specifications For additional information, refer to the following table for related specifications. As an additional help, a source for the listed document is provided. Please note that, while these sources have been verified, the information is subject to change without notice. Table C-3 Related Specifications Document Title and Source VITA Publication Number or Search Term http://www.vita.
Related Documentation 108 Related Specifications MVME55006E Single-Board Computer Installation and Use (6806800A37D)
Index Numerics 10/100Mb Ethernet 42 evaluating thermal performance 99 expansion memory 47 A F abort/reset switch 35 air temperature range 97 ambient temperature, measuring 102 ambient temperatures 99 applying power 35 asynchronous serial ports 44 features, hardware 38 firmware package help 59 firmware tests 54 firmware utilities 54 Flash memory 41 B Gigabit Ethernet 42 GT-64260B 39 CPU bus interface 40 DMA controller 41 I2C serial interface/devices 40 interrupt controller 40 memory controller interf
M installation 28 P1connector 49 programming issues 51 real-time clock (RTC) 44 relative humidity 97 reset, sources of 45 restore VME settings 65 memory Flash 41 system 42 memory expansion module 47 features 47 installation 28 programming issues 51 MOTLoad command characteristics 59 command line help 60 command line interface 59 command line rules 60 command types 53 command versus test 54 commands 55 described 53 how employed 53 interface 59 memory requirements 53 prompt explained 59 test applications 54
