Technical data

ManualsBrandsEmerson ManualsComputer equipmentMVME3100

MVME3100 Single Board Computer

Installation and Use

6806800G36A

April 2008

Summary of content (90 pages)

PAGE 1
MVME3100 Single Board Computer Installation and Use 6806800G36A April 2008
PAGE 2
© Copyright 2008 Emerson All rights reserved. Trademarks Emerson, Business-Critical Continuity, Emerson Network Power and the Emerson Network Power logo are trademarks and service marks of Emerson Electric Co. © 2008 Emerson Electric Co. All other trademarks are the property of their respective owners. Intel® is a trademark or registered trademark of Intel Corporation or its subsidiaries in the United States and other countries.
PAGE 3
Contents About this Manual . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 1 Hardware Preparation and Installation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 1.1 1.2 1.3 1.4 1.5 1.6 1.7 2 17 17 17 17 18 19 19 21 22 23 23 24 25 26 Startup and Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
PAGE 4
Contents 3.5.5 Deleting VME Settings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3.5.6 Restoring Default VME Settings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3.6 Remote Start . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3.7 Alternate Boot Images and Safe Start . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
PAGE 5
Contents 5.3 A 69 76 76 78 79 80 80 81 81 81 82 Specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 83 A.1 A.2 A.3 B 5.2.3 PCI Mezzanine Card (PMC) Connectors (J11 – J14, J21 – J23) . . . . . . . . . . . . . . . . . . 5.2.4 Serial Port Connectors (COM1/J41A, COM2–COM5/J2A-D) . . . . . . . . . . . . . . . . . . . . 5.2.5 VMEbus P1 Connector . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
PAGE 6
Contents 6 MVME3100 Single Board Computer Installation and Use (6806800G36A)
PAGE 7
List of Tables Table 1-1 Table 1-2 Table 1-3 Table 1-4 Table 1-5 Table 1-6 Table 1-7 Table 1-8 Table 2-1 Table 2-2 Table 2-3 Table 3-1 Table 3-2 Table 4-1 Table 4-2 Table 5-1 Table 5-2 Table 5-3 Table 5-4 Table 5-5 Table 5-6 Table 5-7 Table 5-8 Table 5-9 Table 5-10 Table 5-11 Table 5-12 Table 5-13 Table 5-14 Table 5-15 Table 5-16 Table 5-17 Table 5-18 Table A-1 Table A-2 Table A-3 Table B-1 Table B-2 Table B-3 Startup Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
PAGE 8
List of Tables 8 MVME3100 Single Board Computer Installation and Use (6806800G36A)
PAGE 9
List of Figures Figure 1-1 Figure 1-2 Figure 2-1 Figure 4-1 Figure 4-2 Figure A-1 Figure A-2 Board Layout . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Geographical Address Switch Settings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Front Panel LEDs and Connectors . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . MVME3100 Block Diagram . . . . . . . . . . . . . . . . . . . . . . . .
PAGE 10
List of Figures 10 MVME3100 Single Board Computer Installation and Use (6806800G36A)
PAGE 11
About this Manual Overview of Contents This manual is divided into the following chapters and appendices: Chapter 1, Hardware Preparation and Installation, provides MVME3100 board preparation and installation instructions, as well as ESD precautionary notes. Chapter 2, Startup and Operation, provides the power-up procedure and identifies the switches and indicators on the MVMEM3100. Chapter 3, MOTLoad Firmware, describes the basic features of the MOTLoad firmware product.
PAGE 12
About this Manual Abbreviations This document uses the following abbreviations: 12 Abbreviation Description AC Alternating Current ASIC Application Specific Integrated Circuit ATA Advanced Technology Attachment BLT Block Transfer CMC Common Mezzanine Card COM Communication COP Common On-chip Processor COTS Commercial-Off-the-Shelf CPU Central Processing Unit CTS Clear To Send DC Direct Current DDR Double Data Rate DIN Deutsches Insitut für Normung eV DMA Direct Memory Access
PAGE 13
About this Manual Abbreviation Description LBC Local Bus Controller LED Light Emitting Diode MB Megabyte MBLT Multiplexed Block Transfer MHz Megahertz MIIM MII Management MMU Memory Management Unit MPU Memory Protection Unit Microprocessor Unit MTBF Mean Time Between Failure NVRAM Non Volatile RAM OS Operating System PAL Physical Abstraction Layer PCB Printed Circuit Board PCI Peripheral Connect Interface PCI-X Peripheral Component Interconnect -X PHY Physical Layer PIC P
PAGE 14
About this Manual Abbreviation Description TSEC Triple Speed Ethernet Controllers TSOP Thin Small Outline Package UART Universal Asynchronous Receiver/Transmitter UNIX UNIX operating system USB Universal Serial Bus VIO Input/Output Voltage VITA VMEbus International Trade Association VME VersaModule Eurocard VMEbus VersaModule Eurocard bus VPD Vital Product Data WP Write Protect Conventions The following table describes the conventions used throughout this manual.
PAGE 15
About this Manual Notation Description Indicates a hazardous situation which, if not avoided, could result in death or serious injury Indicates a hazardous situation which, if not avoided, may result in minor or moderate injury Indicates a property damage message No danger encountered. Pay attention to important information Summary of Changes This manual has been revised and replaces all prior editions. Part Number Publication Date Description MVME3100A/IH1 January 2006 First release.
PAGE 16
About this Manual 16 MVME3100 Single Board Computer Installation and Use (6806800G36A)
PAGE 17
Hardware Preparation and Installation 1.1 1 Overview This chapter contains the following information: 1.2 z Board preparation and installation instructions z ESD precautionary notes Description The MVME3100 is a single-slot, single-board computer based on the MPC8540 PowerQUICC III™ integrated processor. The MVME3100 provides serial ATA (sATA), USB 2.
PAGE 18
Hardware Preparation and Installation Unpacking Guidelines Table 1-1 Startup Overview (continued) 1.3.2 What you need to do... Refer to... Install the MVME3100 board in a chassis. Procedure on page 24 Connect any other equipment you will be using Connecting to Peripherals on page 25 Verify the hardware is installed. Completing the Installation on page 26 Unpacking Guidelines Unpack the equipment from the shipping carton. Refer to the packing list and verify that all items are present.
PAGE 19
Configuring Hardware 1.4 Hardware Preparation and Installation Configuring Hardware This section discusses certain hardware and software tasks that may need to be performed prior to installing the board in a chassis. To produce the desired configuration and ensure proper operation of the MVME3100, you may need to carry out certain hardware modifications before installing the module. Most options on the MVME3100 are software configurable.
PAGE 20
Hardware Preparation and Installation MVME3100 Layout The MVME3100 is factory tested and shipped with the configuration described in the following sections.
PAGE 21
Configuration Switch (S4) 1.4.2 Hardware Preparation and Installation Configuration Switch (S4) An 8-position SMT configuration switch controls the VME SCON setting, Flash bank writeprotect, and the safe start ENV settings. It also selects the Flash boot image. The default setting on all switch positions is OFF. Table 1-2 Configuration Switch (S4) Settings Setting Switch Pos. OFF (Factory Default) ON Notes SAFE_START 1 Normal ENV settings should be used. Safe ENV settings should be used.
PAGE 22
Hardware Preparation and Installation 1.4.3 Geographical Address Switch (S3) Geographical Address Switch (S3) The TSi148 VMEbus Status register provides the VMEbus geographical address of the MVME3100. This switch reflects the inverted states of the geographical address signals. Applications not using the 5-row backplane can use the geographical address switch to assign a geographical address.
PAGE 23
PMC I/O Voltage Configuration Hardware Preparation and Installation Table 1-4 Slot Geographical Address Settings (continued) 1.4.
PAGE 24
Hardware Preparation and Installation Installing Hardware Table 1-6 EEPROM Address Settings (continued) Device Address A(2:0) SW1 SW2 SW3 $A2 001 OFF ON ON $A4 010 ON OFF ON $A6 011 OFF OFF ON $A8 100 ON ON OFF $AA (Factory) 101 OFF ON OFF $AC 110 ON OFF OFF $AE 111 OFF OFF OFF The RTM EEPROM address switches must be set for address $AA in order for this device to be accessible by MotLoad. 1.
PAGE 25
Connecting to Peripherals Hardware Preparation and Installation To remove the board from the chassis, press the red locking tabs (IEEE handles only) and reverse the procedure. 1.6 Connecting to Peripherals When the MVME3100 is installed in a chassis, you are ready to connect peripherals and apply power to the board. Figure 1-1 on page 20 shows the locations of the various connectors while Table 1-7 and Table 1-8 list them for you.
PAGE 26
Hardware Preparation and Installation 1.7 Completing the Installation Completing the Installation Verify that hardware is installed and the power/peripheral cables connected are appropriate for your system configuration. Replace the chassis or system cover, reconnect the system to the AC or DC power source, and turn the equipment power on.
PAGE 27
Startup and Operation 2.1 2 Introduction This chapter gives you information about the: 2.2 z Power-up procedure z Runtime switches and indicators Applying Power After you verify that all necessary hardware preparation is complete and all connections are made correctly, you can apply power to the system. When you are ready to apply power to the MVME3100: 2.
PAGE 28
Startup and Operation Switches and Indicators Table 2-1 Front-Panel LED Status Indicators (continued) Function Label Color Description GENET 1 Activity ACT Blinking Green Activity proportional to bandwidth utilization. Off No activity Figure 2-1 Front Panel LEDs and Connectors PMC 2 PMC 1 SATA 1 ABORT/RESET USER 1 COM 1 G ENET 1 FAIL SPEED ACT The MVME721 rear transition module also has four status indicators.
PAGE 29
Switches and Indicators Startup and Operation Table 2-2 MVME721 LED Status Indicators (continued) Function Label Color Description GENET 2 Activity ACT Blinking Green Activity proportional to bandwidth utilization. Off No activity Off No link Yellow 10/100Base-T operation Blinking Green Activity proportional to bandwidth utilization.
PAGE 30
Startup and Operation 30 Switches and Indicators MVME3100 Single Board Computer Installation and Use (6806800G36A)
PAGE 31
MOTLoad Firmware 3.1 3 Overview The MOTLoad firmware package serves as a board power-up and initialization package, as well as a vehicle from which user applications can be booted. A secondary function of the MOTLoad firmware is to serve in some respects as a test suite providing individual tests for certain devices. This chapter includes a list of standard MOTLoad commands, the default VME and firmware settings that are changeable by the user, remote start, and the alternate boot procedure.
PAGE 32
MOTLoad Firmware Tests Operationally, MOTLoad utility applications differ from MOTLoad test applications in several ways: 3.3.2 z Only one utility application operates at any given time (that is, multiple utility applications cannot be executing concurrently) z Utility applications may interact with the user. Most test applications do not. Tests A MOTLoad test application determines whether or not the hardware meets a given standard. Test applications are validation tests.
PAGE 33
Command List 3.3.3 MOTLoad Firmware Command List The following table provides a list of all current MOTLoad commands. Products supported by MOTLoad may or may not employ the full command set. Typing help at the MOTLoad command prompt will display all commands supported by MOTLoad for a given product.
PAGE 34
MOTLoad Firmware Command List Table 3-1 MOTLoad Commands (continued) Command Description downLoad Down Load S-Record from Host ds One-Line Instruction Disassembler echo Echo a Line of Text elfLoader ELF Object File Loader errorDisplay Display the Contents of the Test Error Status Table eval Evaluate Expression execProgram Execute Program fatDir FAT File System Directory Listing fatGet FAT File System File Load fdShow Display (Show) File Discriptor flashLock Flash Memory Sector Lock
PAGE 35
Command List MOTLoad Firmware Table 3-1 MOTLoad Commands (continued) Command Description mpuFork Execute program from idle processor mpuShow Display multi-processor control structure mpuStart Start the other MPU netBoot Network Boot (BOOT/TFTP) netShow Display Network Interface Configuration Data netShut Disable (Shutdown) Network Interface netStats Display Network Interface Statistics Data noCm Turns off Concurrent Mode pciDataRd Read PCI Device Configuration Header Register pciDataWr
PAGE 36
MOTLoad Firmware Command List Table 3-1 MOTLoad Commands (continued) 36 Command Description testRamBounce RAM Bounce testRamCodeCopy RAM Code Copy and Execute testRamEccMonitor Monitor for ECC Errors testRamMarch RAM March testRamPatterns RAM Patterns testRamPerm RAM Permutations testRamQuick RAM Quick testRamRandom RAM Random Data Patterns testRtcAlarm RTC Alarm testRtcReset RTC Reset testRtcRollOver RTC Rollover testRtcTick RTC Tick testSerialExtLoop Serial External Loopback
PAGE 37
Using the Command Line Interface 3.4 MOTLoad Firmware Using the Command Line Interface Interaction with MOTLoad is performed via a command line interface through a serial port on the SBC, which is connected to a terminal or terminal emulator (for example, Window’s Hypercomm). The default MOTLoad serial port settings are: 9600 baud, 8 bits, no parity. The MOTLoad command line interface is similar to a UNIX command line shell interface.
PAGE 38
MOTLoad Firmware Command Line Rules "te" ambiguous MVME3100> 3.4.
PAGE 39
Firmware Settings MOTLoad Firmware -n Ph: Number of Bytes (Default = 1MB) -t Ph: Time Delay Between Blocks in OS Ticks (Default = 1) -v O : Verbose Output MVME3100> 3.5 Firmware Settings The following sections provide additional information pertaining to the VME firmware settings of the MVME3100. A few VME settings are controlled by hardware jumpers while the majority of the VME settings are managed by the firmware command utility vmeCfg. 3.5.
PAGE 40
MOTLoad Firmware Default VME Settings The CRG Attribute Register is set to the default (RESET) condition.
PAGE 41
Default VME Settings Outbound Image Outbound Image Outbound Image Outbound Image Outbound Image Outbound Image MVME3100> MOTLoad Firmware 2 2 2 2 2 2 Starting Address Lower Register = B0000000 Ending Address Upper Register = 00000000 Ending Address Lower Register = B0FF0000 Translation Offset Upper Register = 00000000 Translation Offset Lower Register = 40000000 2eSST Broadcast Select Register = 00000000 Outbound window 2 (OTAT2) is enabled, 2eSST timing at SST320, transfer mode of SCT, A24/D32 Supervi
PAGE 42
MOTLoad Firmware 3.5.2 Control Register/Control Status Register Settings Control Register/Control Status Register Settings The CR/CSR base address is initialized to the appropriate setting based on the Geographical address; that is, the VME slot number. See the VME64 Specification and the VME64 Extensions for details. As a result, a 512K byte CR/CSR area can be accessed from the VMEbus using the CR/CSR AM code. 3.5.
PAGE 43
Deleting VME Settings 3.5.5 z vmeCfg –e –r400 Edits Master Control Register state z vmeCfg –e –r404 Edits Miscellaneous Control Register state z vmeCfg –e –r40C Edits User AM Codes Register state z vmeCfg –e –rF70 Edits VMEbus Register Access Image Control Register state MOTLoad Firmware Deleting VME Settings To delete the changeable VME setting (restore default value), type the following at the firmware prompt: 3.5.
PAGE 44
MOTLoad Firmware 3.6 Remote Start Remote Start As described in the MOTLoad Firmware Package User's Manual, listed in Appendix B, Related Documentation, remote start allows the user to obtain information about the target board, download code and/or data, modify memory on the target, and execute a downloaded program. These transactions occur across the VMEbus in the case of the MVME3100.
PAGE 45
Alternate Boot Images and Safe Start MOTLoad Firmware The MVME3100’s IBCA needs to be mapped appropriately through the master’s VMEbus bridge. For example, to use remote start using mailbox 0 on an MVME3100 installed in slot 5, the master would need a mapping to support reads and writes of address 0x002ff348 in VME CR/CSR space (0x280000 + 0x7f348). 3.7 Alternate Boot Images and Safe Start Some later versions of MOTLoad support Alternate Boot Images and a Safe Start recovery procedure.
PAGE 46
MOTLoad Firmware Firmware Scan for Boot Image Address Usage 0xFFF00000 to 0xFFFFFFFF Boot block. Recovery code 0xFFE00000 to 0XFFFFFFFF Reserved for MCG use. (MOTLoad update image) 0xFFD00000 to 0xFFDFFFFF (FBD00000 or F7D00000) First possible alternate image (Bank B / Bank A actual) 0xFFC00000 to 0xFFCFFFFF (FBC00000 or F7C00000) Second possible alternate image (Bank B / Bank A actual) ....
PAGE 47
Boot Images 3.10 MOTLoad Firmware Boot Images Valid boot images whether POST, USER, or MCG, are located on 1MB boundaries within flash. The image may exceed 1MB in size. An image is determined valid through the presence of two "valid image keys" and other sanity checks. A valid boot image begins with a structure as defined in the following table: 3.10.
PAGE 48
MOTLoad Firmware 3.10.2 Image Flags Image Flags The image flags of the header define various bit options that control how the image will be executed.
PAGE 49
User Images 3.10.3 MOTLoad Firmware User Images These images are user-developer boot code; for example, a VxWorks bootrom image. Such images may expect the system software state to be as follows upon entry: z The MMU is disabled. z L1 instruction cache has been initialized and is enabled. z L1 data cache has been initialized (invalidated) and is disabled. z L2 cache is disabled. z L3 cache is disabled. z RAM has been initialized and is mapped starting at CPU address 0.
PAGE 50
MOTLoad Firmware 3.10.5 Alternate Boot Images and Safe Start Alternate Boot Images and Safe Start Some later versions of MOTLoad support alternate boot images and a safe start recovery procedure. If safe start is available on the MVME3100, alternate boot images are supported. With alternate boot image support, the boot loader code in the boot block examines the upper 8 MB of the flash bank for alternate boot images. If an image is found, control is passed to the image. 3.10.
PAGE 51
Startup Sequence MOTLoad Firmware NOPQRSTUVabcdefghijk#lmn3opqrsstuvxyzaWXZ Copyright Motorola Inc. 1999-2004, All Rights Reserved MOTLoad RTOS Version 2.0, PAL Version 0.b EA02 ... MVME3100> 3.11 Startup Sequence The firmware startup sequence following reset of MOTLoad is to: z Initialize cache, MMU, FPU, and other CPU internal items z Initialize the memory controller z Search the active flash bank, possibly interactively, for a valid Power On Self Test (POST) image.
PAGE 52
MOTLoad Firmware 52 Startup Sequence MVME3100 Single Board Computer Installation and Use (6806800G36A)
PAGE 53
Functional Description 4.1 4 Overview This chapter describes the MVME3100 and the MVME721 rear transition module (RTM) on a block diagram level. 4.2 Features The following tables list the features of the MVME3100 and its RTM.
PAGE 54
Functional Description Features Table 4-1 MVME3100 Features Summary (continued) Feature Description PCI Interface Bus A: – 66 MHz PCI or PCI-X mode (switch selectable) – One TSi148 VMEbus controller – One serial ATA (sATA) controller – One MPC8540 – Two PCI6520 PCI-X-to-PCI-X bridges (primary side) Bus B: – 33/66/100 MHz PCI/PCI-X (PCI 2.2 and PCI-X 1.0b compliant) – Two +3.
PAGE 55
Features Functional Description Table 4-1 MVME3100 Features Summary (continued) Feature Description VME Interface – VME64 (ANSI/VITA 1-1994) compliant – VME64 Extensions (ANSI/VITA 1.1-1997) compliant – 2eSST (ANSI/VITA 1.5-2003) compliant – VITA 41.0, version 0.
PAGE 56
Functional Description 4.3 Block Diagrams Block Diagrams Figure 4-1 shows a block diagram of the overall board architecture and Figure 4-2 shows a block diagram of the MVME721 rear transition module architecture.
PAGE 57
Processor Functional Description Figure 4-2 MVME721 RTM Block Diagram Rear Panel Future Option U S B PIM 10 GigE RJ45 sATA 10/100 RJ45 Serial RJ45 Serial RJ45 Serial RJ45 Serial RJ45 PIM GigE 2 10/100 PMC 1 Jn4 10 Serial Port 4 Serial Port 3 Serial Port 2 Serial Port 1 VPD 8K8 sATA 3 USB 2 I2C Bus P2 P0 Future Option 4390 0106 4.4 Processor The MVME3100 supports the MPC8540 processor. The processor core frequency runs at 833 or 667 MHz. The MPC8540 has integrated 256KB L2 cache. 4.
PAGE 58
Functional Description 4.6.1 Flash Memory Flash Memory The MVME3100 provides one physical bank of soldered-on Flash memory. The bank is composed of two physical Flash devices configured to operate in 16-bit mode to form a 32-bit Flash bank. The default configuration for the MVME3100-1263 is 128MB using two 512Mb devices, and for the MVME3100-1152 it is 64MB using two 256Mb devices.
PAGE 59
Ethernet Interfaces Functional Description The I2C interface is also routed to the on-board SODIMM socket. This allows the serial presence detect (SPD) in the serial EEPROM, which is located on the memory module, to be read and used to configure the memory controller accordingly. Similarly, the I2C interface is routed to the P2 connector for access to the serial EEPROM located on the RTM. The device address for the RTM serial EERPOM is user-selectable using configuration switches on the RTM.
PAGE 60
Functional Description 4.10 PCI/PCI-X Interfaces and Devices PCI/PCI-X Interfaces and Devices The MVME3100 provides three separate PCI/PCI-X bus segments. Bus segment A operates in 66 MHz PCI or PCI-X mode and is connected to the MPC8540, the TSi148 VME controller, the serial ATA (sATA) controller, and two PCI-X-to-PCI-X bridges. Bus segment B is bridged between bus A and the two PMC sites and operates in 33/66 MHz PCI or 66/100 MHz PCI-X mode depending on the slowest speed PMC installed.
PAGE 61
PCI-X-to-PCI-X Bridges 4.10.4 Functional Description PCI-X-to-PCI-X Bridges The MVME3100 uses two PLX PCI6520 PCI-X-to-PCI-X bridges to isolate the primary PCI bus, bus A. These bridges isolate bus A from bus B with the PMC sites and from bus C with the USB controller and PMCspan interface. The PCI6520 is a 64-bit, 133 MHz, PCI-X r1.0b compliant device. It operates asynchronously between 33 MHz and 133 MHz on either primary or secondary port.
PAGE 62
Functional Description USB In this case, the MVME3100 supports: Feature Description Mezzanine Type: PMC = PCI Mezzanine Card Mezzanine Size: Double width and standard depth (150mm x 150mm) with front panel PMC Connectors: J11, J12, J13, J14, J21, J22, and J23 (32/64-bit PCI with front and rear I/O) on J14 only Signaling Voltage: VIO = +3.
PAGE 63
Reset Control Logic 4.13 Functional Description Reset Control Logic The sources of reset on the MVME3100 are the following: z Power-up z Reset switch z Watchdog timer z System Control register bit z VMEbus reset A board-level hard reset generates a reset for the entire board including the MPC8540, local PCI/PCI-X buses, Ethernet PHYs, serial ports, Flash devices, and PLD(s). If the MVME3100 is configured as the VME system controller, the VME bus and local TSi148 reset input are also reset. 4.
PAGE 64
Functional Description 64 Debug Support MVME3100 Single Board Computer Installation and Use (6806800G36A)
PAGE 65
Pin Assignments 5.1 5 Overview This chapter provides pin assignments for various connectors and headers on the MMVE3100 single-board computer and the MVME721 transition module.
PAGE 66
Pin Assignments 5.2.1 PMC Expansion Connector (J4) PMC Expansion Connector (J4) One 114-pin Mictor connector with a center row of power and ground pins is used to provide PCI expansion capability. The pin assignments for this connector are as follows: Table 5-1 PMC Expansion Connector (J4) Pin Assignments 66 Pin Signal Signal Pin 1 +3.3V +3.
PAGE 67
PMC Expansion Connector (J4) Pin Assignments Table 5-1 PMC Expansion Connector (J4) Pin Assignments (continued) Pin Signal Signal Pin 39 PAR PCIRST# 40 41 C/BE1# C/BE0# 42 43 C/BE3# C/BE2# 44 45 AD1 AD0 46 47 AD3 AD2 48 49 AD5 AD4 50 51 AD7 AD6 52 53 AD9 AD8 54 55 AD11 AD10 56 57 AD13 AD12 58 59 AD15 AD14 60 61 AD17 AD16 62 63 AD19 AD18 64 65 AD21 AD20 66 67 AD23 AD22 68 69 AD25 AD24 70 71 AD27 AD26 72 73 AD29 AD28 74 75 AD31 AD
PAGE 68
Pin Assignments Ethernet Connectors (GENET1/J41B, GENET2/J2B, ENET1/J2A) Table 5-1 PMC Expansion Connector (J4) Pin Assignments (continued) Pin Signal Signal Pin 77 PAR64 No Connect 78 79 C/BE5# C/BE4# 80 81 C/BE7# C/BE6# 82 83 AD33 AD32 84 85 AD35 AD34 86 87 AD37 AD36 88 89 AD39 AD38 90 91 AD41 AD40 92 93 AD43 AD42 94 95 AD45 AD44 96 97 AD47 AD46 98 99 AD49 AD48 100 101 AD51 AD50 102 103 AD53 AD52 104 105 AD55 AD54 106 107 AD57 AD56 108
PAGE 69
PCI Mezzanine Card (PMC) Connectors (J11 – J14, J21 – J23) Pin Assignments Table 5-2 Ethernet Connectors Pin Assignment (continued) 5.2.3 Pin # Signal 1000 Mb/s 10/100 Mb/s 5 MDIO2+ _DC- Not Used 6 MDIO2- _DB- RD- 7 MDIO3+ _DD+ Not Used 8 MDIO3- _DD- Not Used PCI Mezzanine Card (PMC) Connectors (J11 – J14, J21 – J23) There are seven 64-pin SMT connectors on the MVME3100 to provide 32/64-bit PCI interfaces and P2 I/O for one optional add-on PMC.
PAGE 70
Pin Assignments PCI Mezzanine Card (PMC) Connectors (J11 – J14, J21 – J23) Table 5-3 PMC Slot 1 Connector (J11) Pin Assignments (continued) Pin Signal Signal Pin 45 +3.3V (VIO) AD15 46 47 AD12 AD11 48 49 AD09 +5V 50 51 GND C/BE0# 52 53 AD06 AD05 54 55 AD04 GND 56 57 +3.
PAGE 71
PCI Mezzanine Card (PMC) Connectors (J11 – J14, J21 – J23) Pin Assignments Table 5-4 PMC Slot 1 Connector (J12) Pin Assignments (continued) Pin Signal Signal Pin 45 AD14 AD13 46 47 M66EN AD10 48 49 AD08 +3.3V 50 51 AD07 REQ1B# 52 53 +3.3V GNT1B# 54 55 Not Used GND 56 57 Not Used EREADY0 58 59 GND Not Used 60 61 ACK64# +3.
PAGE 72
Pin Assignments PCI Mezzanine Card (PMC) Connectors (J11 – J14, J21 – J23) Table 5-5 PMC Slot 1 Connector (J13) Pin Assignments (continued) Pin Signal Signal Pin 45 GND AD40 46 47 AD39 AD38 48 49 AD37 GND 50 51 GND AD36 52 53 AD35 AD34 54 55 AD33 GND 56 57 +3.
PAGE 73
PCI Mezzanine Card (PMC) Connectors (J11 – J14, J21 – J23) Pin Assignments Table 5-6 PMC Slot 1 Connector (J14) Pin Assignments (continued) Pin Signal Signal Pin 45 PMC1_45 (P2-C23) PMC1_46 (P2-A23) 46 47 PMC1_47 (P2-C24) PMC1_48 (P2-A24) 48 49 PMC1_49 (P2-C25) PMC1_50 (P2-A25) 50 51 PMC1_51 (P2-C26) PMC1_52 (P2-A26) 52 53 PMC1_53 (P2-C27) PMC1_54 (P2-A27) 54 55 PMC1_55 (P2-C28) PMC1_56 (P2-A28) 56 57 PMC1_57 (P2-C29) PMC1_58 (P2-A29) 58 59 PMC1_59 (P2-C30) PMC1_60 (P2-A3
PAGE 74
Pin Assignments PCI Mezzanine Card (PMC) Connectors (J11 – J14, J21 – J23) Table 5-7 PMC Slot 2 Connector (J21) Pin Assignments (continued) Pin Signal Signal Pin 45 +3.3V (VIO) AD15 46 47 AD12 AD11 48 49 AD09 +5V 50 51 GND C/BE0# 52 53 AD06 AD05 54 55 AD04 GND 56 57 +3.
PAGE 75
PCI Mezzanine Card (PMC) Connectors (J11 – J14, J21 – J23) Pin Assignments Table 5-8 PMC Slot 2 Connector (J22) Pin Assignments (continued) Pin Signal Signal Pin 45 AD14 AD13 46 47 M66EN AD10 48 49 AD08 +3.3V 50 51 AD07 REQ1B# 52 53 +3.3V GNT1B# 54 55 Not Used GND 56 57 Not Used EREADY1 58 59 GND Not Used 60 61 ACK64# +3.
PAGE 76
Pin Assignments Serial Port Connectors (COM1/J41A, COM2–COM5/J2A-D) Table 5-9 PMC Slot 2 Connector (J23) Pin Assignments (continued) 5.2.4 Pin Signal Signal Pin 45 GND AD40 46 47 AD39 AD38 48 49 AD37 GND 50 51 GND AD36 52 53 AD35 AD34 54 55 AD33 GND 56 57 +3.
PAGE 77
VMEbus P1 Connector Pin Assignments Table 5-11 VMEbus P1 Connector Pin Assignments (continued) ROW Z ROW A ROW B ROW C ROW D 3 Reserved D02 ACFAIL* D10 Reserved 3 4 GND D03 BG0IN* D11 Reserved 4 5 Reserved D04 BG0OUT* D12 Reserved 5 6 GND D05 BG1IN* D13 Reserved 6 7 Reserved D06 BG1OUT* D14 Reserved 7 8 GND D07 BG2IN* D15 Reserved 8 9 Reserved GND BG2OUT* GND GAP_L 9 10 GND SYSCLK BG3IN* SYSFAIL* GA0_L 10 11 Reserved GND BG3OUT* BERR* GA1_L
PAGE 78
Pin Assignments 5.2.6 VMEbus P2 Connector VMEbus P2 Connector The VME P2 connector is a 160-pin DIN. Row B of the P2 connector provides power to the MVME3100 and to the upper eight VMEbus address lines and additional 16 VMEbus data lines.
PAGE 79
MVME721 PMC I/O Module (PIM) Connectors (J10, J14) Pin Assignments Table 5-12 VME P2 Connector Pinouts (continued) 5.2.7 Pin P2-Z P2-A P2-B P2-C P2-D 31 SP4RTS PMC1_IO62 GND PMC1_IO61 GND 32 GND PMC1_IO64 +5V PMC1_IO63 +5V MVME721 PMC I/O Module (PIM) Connectors (J10, J14) PMC Host I/O connector J10 routes only power and ground from VME P2. There are no Host I/O signals on this connector. The MVME3100 routes PMC I/O from J14 of PMC Slot 1 to VME P2 rows A and C.
PAGE 80
Pin Assignments Planar sATA Power Connector (J30) Table 5-13 MVME721 Host I/O Connector (J10) Pin Assignments (continued) 5.2.8 Pin Signal Signal Pin 51 No Connect No Connect 52 53 +5V No Connect 54 55 No Connect No Connect 56 57 No Connect +3.
PAGE 81
sATA Connectors (J28 and J29) 5.2.10 Pin Assignments sATA Connectors (J28 and J29) The MVME3100 has two sATA connectors. J28 is an internal type sATA connector located on the planar and is intended to connect to a drive located on the board or somewhere inside the chassis. J29 is an external type sATA connected located on the front panel and is intended to connect to an external sATA drive. The pin assignment for these connectors is as follows: Table 5-16 sATA Connectors (J28 and J29) Pin Assignments 5.
PAGE 82
Pin Assignments 5.3.2 Processor COP Header (J25) Processor COP Header (J25) There is one standard 16-pin header that provides access to the COP function. The pin assignments for this header are as follows: Table 5-18 Processor COP Header (J25) Pin Assignments Pin Signal Signal Pin 1 CPU_TDO No Connect 2 3 CPU_TDI CPU_TRST_L 4 5 Pullup CPU_VIO (+3.
PAGE 83
A Specifications A.1 A Power Requirements In its standard configuration, the MVME3100 requires +5 V for operation. On-board converters supply the processor core voltage, +3.3 V, +1.8 V, and +2.5 V. For any installed PMC card that requires +12 V or -12 V, these voltages must be supplied by the chassis. Table A-1 provides an estimate of the typical and maximum current required from each of the input supply voltages.
PAGE 84
Specifications A.3 Thermally Significant Components Thermally Significant Components The following table summarizes components that exhibit significant temperature rises. These are the components that should be monitored in order to assess thermal performance. The table also supplies the component reference designator and the maximum allowable operating temperature. You can find components on the board by their reference designators.
PAGE 85
Thermally Significant Components Specifications The preferred measurement location for a component may be junction, case, or ambient as specified in the table. Junction temperature refers to the temperature measured by an on-chip thermal device. Case temperature refers to the temperature at the top, center surface of the component. Air temperature refers to the ambient temperature near the component.
PAGE 86
Specifications 86 Thermally Significant Components MVME3100 Single Board Computer Installation and Use (6806800G36A)
PAGE 87
B Related Documentation B.1 B Emerson Network Power - Embedded Computing Documents The Emerson Network Power - Embedded Computing publications listed below are referenced in this manual. You can obtain electronic copies of Emerson Network Power - Embedded Computing publications by contacting your local Emerson sales office. For documentation of final released (GA) products, you can also visit the following website: http://www.emersonnetworkpowerembeddedcomputing.
PAGE 88
Related Documentation Manufacturers’ Documents Table B-2 Manufacturers’ Documents (continued) Document Title and Source Publication Number Tsi148 PCI/X to VME Bus Bridge User Manual 80A3020_MA001_02 Tundra Semiconductor Corporation 603 March Road Ottawa, Ontario, Canada K2K 2M5 Web Site: www.tundra.com BCM5421S 10/100/1000BASE-T Gigabit Transceiver BCM5421 Broadcom Corporation Web Site: www.broadcom.
PAGE 89
Related Specifications Related Documentation Table B-2 Manufacturers’ Documents (continued) Document Title and Source Publication Number TSOP Type I Shielded Metal Cover SMT Yamaichi Electronics USA Web Site: www.yeu.com B.3 Related Specifications For additional information, refer to the following table for related specifications. As an additional help, a source for the listed document is provided.
PAGE 90
Related Documentation 90 Related Specifications MVME3100 Single Board Computer Installation and Use (6806800G36A)