User's Manual Part 1



  
COEX1 IDC_LteFrameSync - Synchronous signal
indicating LTE frame start.
Indicates LTE frame start to BT/WLAN
device. Can be used by BT to synch up
periodic activity with LTE timing
64 O 1.8 V
 
The M.2 modules require the host to provide the 3.3 V power source. The voltage source is
expected to be available during the system’s stand-by/suspend state to support wake event
processing on the communications card.
The 3.3 V power and ground pins are listed in
Table 19
.
Section 8, Power Delivery Requirements, provides electrical requirements for the
power supply and I/O signals.
Table 19
Power & Ground Signals
Power Pins Description
2, 4, 70, 72, 74 3.3 V Supply
3, 5, 11, 27, 33, 39, 45, 51, 57, 71, 73 Ground
 
The USB port on the M.2 module will be used to support system tracing of the Protocol
stack. The USB HS and USB_SSIC ports can be used for software download, tracing, and
manufacturing testing
The JTAG & MIPI PTI1 ports are accessible on the module to support system debug. A
temporary cable assembly over flat flex should be assembled on bottom of the module and
lead out of the final product. The cable would not be mounted on the final product.