Data Sheet

© Copyright 2012 WIZnet Co., Inc. All rights reserved.
7
iEthernet W5200
Table of Figure
Figure 1 Pin Description W5200 .................................................................. 8
Figure 2 XTAL_VDD Reference Schematic .................................................... 11
Figure 3 Power Design ........................................................................... 11
Figure 4 Crystal Reference Schematic ........................................................ 12
Figure 5 INTLEVEL Timing ....................................................................... 20
Figure 6 Socket Status Transition .............................................................. 31
Figure 7 Physical Address Calculation ......................................................... 37
Figure 8 Allocation Internal TX/RX memory of Socket n-th ............................... 43
Figure 9 TCP SERVER and TCP CLIENT ......................................................... 44
Figure 10 TCP SERVER Operation Flow ........................................................ 45
Figure 11 TCP CLIENT Operation Flow ........................................................ 52
Figure 12 UDP Operation Flow .................................................................. 53
Figure 13 The Received UDP data Format .................................................... 55
Figure 14 IPRAW Operation Flow ............................................................... 63
Figure 15 The receive IPRAW data Format ................................................... 64
Figure 16 MACRAW Operation Flow ............................................................ 65
Figure 17 The received MACRAW data Format ............................................... 66
Figure 18 SPI Interface ........................................................................... 71
Figure 19 W5200 SPI Frame Format ........................................................... 72
Figure 20 Address and OP/DATA Length Sequence Diagram ............................... 72
Figure 21 READ Sequence ....................................................................... 73
Figure 22 Write Sequence ....................................................................... 75
Figure 23 Reset Timing ........................................................................... 78
Figure 24 SPI Timing .............................................................................. 79
Figure 25 Transformer Type ..................................................................... 80
Figure 26 IR Reflow Temperature .............................................................. 81
Figure 27 Package Dimensions .................................................................. 82